# **Complementary Bias Resistor Transistors R1 = 10 k\Omega, R2 = 10 k\Omega** NPN and PNP Transistors with Monolithic Bias Resistor Network

This series of digital transistors is designed to replace a single device and its external resistor bias network. The Bias Resistor Transistor (BRT) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space.

#### Features

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- S and NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable\*
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### MAXIMUM RATINGS

 $(T_A = 25^{\circ}C \text{ both polarities } Q_1 (PNP) \& Q_2 (NPN), unless otherwise noted)$ 

Rating	Symbol	Max	Unit
Collector-Base Voltage	V <sub>CBO</sub>	50	Vdc
Collector-Emitter Voltage	V <sub>CEO</sub>	50	Vdc
Collector Current – Continuous	Ι <sub>C</sub>	100	mAdc
Input Forward Voltage	V <sub>IN(fwd)</sub>	40	Vdc
Input Reverse Voltage	V <sub>IN(rev)</sub>	10	Vdc

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
MUN5311DW1T1G, SMUN5311DW1T1G*	SOT-363	3,000/Tape & Reel
MUN5311DW1T2G, SMUN5311DW1T2G*	SOT-363	3,000/Tape & Reel
SMUN5311DW1T3G	SOT-363	10,000/Tape & Reel
NSBC114EPDXV6T1G, NSVBC114EPDXV6T1G*	SOT-563	4,000/Tape & Reel




# **ON Semiconductor®**


www.onsemi.com

#### **PIN CONNECTIONS**



MARKING DIAGRAMS





(Note: Microdot may be in either location)

\*Date Code orientation may vary depending upon manufacturing location.

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NSBC114EPDXV6T5G	SOT-563	8,000/Tape & Reel
NSBC114EPDP6T5G	SOT-963	8,000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### THERMAL CHARACTERISTICS

	Characteristic	Symbol	Max	Unit
MUN5311DW1 (SOT-363) ON	E JUNCTION HEATED			
Total Device Dissipation $T_A = 25^{\circ}C$ (Note 1) (Note 2) Derate above 25^{\circ}C (Note 2)	(Note 1)	PD	187 256 1.5 2.0	mW mW/°C
Thermal Resistance, Junction to Ambient	(Note 1) (Note 2)	R <sub>θJA</sub>	670 490	°C/W
MUN5311DW1 (SOT-363) BC	TH JUNCTION HEATED (Note 3)		• • • •	
$\begin{array}{l} \mbox{Total Device Dissipation} \\ T_A = 25^\circ C \qquad (Note 1) \\ (Note 2) \\ \mbox{Derate above } 25^\circ C \\ (Note 2) \end{array}$	(Note 1)	PD	250 385 2.0 3.0	mW mW/°C
Thermal Resistance, Junction to Ambient (Note 2)	(Note 1)	R <sub>θJA</sub>	493 325	°C/W
Thermal Resistance, Junction to Lead (Note 1) (Note 2)		R <sub>θJL</sub>	188 208	°C/W
Junction and Storage Temper	ature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
NSBC114EPDXV6 (SOT-563)	ONE JUNCTION HEATED	·		
Total Device Dissipation $T_A = 25^{\circ}C$ (Note 1) Derate above $25^{\circ}C$	(Note 1)	PD	357 2.9	mW mW/°C
Thermal Resistance, Junction to Ambient	(Note 1)	R <sub>θJA</sub>	350	°C/W
NSBC114EPDXV6 (SOT-563)	BOTH JUNCTION HEATED (Note 3)		•	
Total Device Dissipation $T_A = 25^{\circ}C$ (Note 1)Derate above $25^{\circ}C$	(Note 1)	PD	500 4.0	mW mW/°C
Thermal Resistance, Junction to Ambient	(Note 1)	R <sub>0JA</sub>	250	°C/W
Junction and Storage Temper	ature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
NSBC114EPDP6 (SOT-963)	ONE JUNCTION HEATED			
Total Device Dissipation $T_A = 25^{\circ}C$ (Note 4) (Note 5) Derate above 25^{C} (Note 5)	(Note 4)	PD	231 269 1.9 2.2	MW mW/°C
Thermal Resistance, Junction to Ambient (Note 5)	(Note 4)	R <sub>θJA</sub>	540 464	°C/W
NSBC114EPDP6 (SOT-963) I	BOTH JUNCTION HEATED (Note 3)			
Total Device Dissipation $T_A = 25^{\circ}C$ (Note 4) (Note 5) Derate above 25^{C} (Note 5)	(Note 4)	PD	339 408 2.7 3.3	MW mW/°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
NSBC114EPDP6 (SOT-963) BOTH JUNCTION HEATED (Note 3)			
Thermal Resistance, Junction to Ambient (Note 4) (Note 5)	$R_{ heta JA}$	369 306	°C/W
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C


1. FR-4 @ Minimum Pad.

FR-4 @ 1.0 × 1.0 Inch Pad.
FR-4 @ 1.0 × 1.0 Inch Pad.
Both junction heated values assume total power is sum of two equally powered channels.
FR-4 @ 100 mm<sup>2</sup>, 1 oz. copper traces, still air.
FR-4 @ 500 mm<sup>2</sup>, 1 oz. copper traces, still air.

<b>ELECTRICAL CHARACTERISTICS</b> ( $T_A = 25^{\circ}C$ both polarities $Q_1$ (PNP) & $Q_2$ (NPN), unless otherwise noted)
--

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS				•	•
Collector-Base Cutoff Current $(V_{CB} = 50 \text{ V}, I_E = 0)$	I <sub>CBO</sub>	_	_	100	nAdc
Collector-Emitter Cutoff Current $(V_{CE} = 50 \text{ V}, I_B = 0)$	I <sub>CEO</sub>	_	_	500	nAdc
Emitter-Base Cutoff Current ( $V_{EB} = 6.0 \text{ V}, I_C = 0$ )	I <sub>EBO</sub>	_	-	0.5	mAdc
Collector-Base Breakdown Voltage $(I_C = 10 \ \mu A, I_E = 0)$	V <sub>(BR)CBO</sub>	50	-	-	Vdc
Collector-Emitter Breakdown Voltage (Note 6) $(I_{C} = 2.0 \text{ mA}, I_{B} = 0)$	V <sub>(BR)CEO</sub>	50	_	_	Vdc
ON CHARACTERISTICS			·		
DC Current Gain (Note 6) ( $I_C = 5.0 \text{ mA}, V_{CE} = 10 \text{ V}$ )	h <sub>FE</sub>	35	60	_	
Collector-Emitter Saturation Voltage (Note 6) ( $I_c = 10 \text{ mA}, I_B = 0.3 \text{ mA}$ )	V <sub>CE(sat)</sub>	_	_	0.25	V
Input Voltage (Off) $(V_{CE} = 5.0 \text{ V}, I_C = 100 \mu\text{A}) \text{ (NPN)}$ $(V_{CE} = 5.0 \text{ V}, I_C = 100 \mu\text{A}) \text{ (PNP)}$	V <sub>i(off)</sub>	-	1.2 1.2		Vdc
Input Voltage (On) $(V_{CE} = 0.2 \text{ V}, I_C = 10 \text{ mA}) \text{ (NPN)}$ $(V_{CE} = 0.2 \text{ V}, I_C = 10 \text{ mA}) \text{ (PNP)}$	V <sub>i(on)</sub>	-	2.0 2.2		Vdc
Output Voltage (On) $(V_{CC} = 5.0 \text{ V}, \text{ V}_{B} = 2.5 \text{ V}, \text{ R}_{L} = 1.0 \text{ k}\Omega)$	V <sub>OL</sub>	-	-	0.2	Vdc
Output Voltage (Off) (V <sub>CC</sub> = 5.0 V, V <sub>B</sub> = 0.5 V, R <sub>L</sub> = 1.0 k $\Omega$ )	V <sub>OH</sub>	4.9	-	-	Vdc
Input Resistor	R1	7.0	10	13	kΩ
Resistor Ratio	R <sub>1</sub> /R <sub>2</sub>	0.8	1.0	1.2	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 6. Pulsed Condition: Pulse Width = 300 ms, Duty Cycle  $\leq 2\%$ .








Figure 1. Derating Curve



TYPICAL CHARACTERISTICS – NPN TRANSISTOR MUN5311DW1, NSBC114EPDXV6


Figure 4. Output Capacitance









www.onsemi.com 5



### TYPICAL CHARACTERISTICS – PNP TRANSISTOR MUN5311DW1, NSBC114EPDXV6











www.onsemi.com 6




# TYPICAL CHARACTERISTICS – NPN TRANSISTOR NSBC114EPDP6






www.onsemi.com 7



### TYPICAL CHARACTERISTICS – PNP TRANSISTOR NSBC114EPDP6







www.onsemi.com 8

# DOSEM

DATE 11 DEC 2012





\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
- PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRU-SIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END. SIONS, OH GATE BUHHS SHALL NOT EXCEED 0.20 PEH END. DIMENSIONS D AND ET AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H. DATUMS A AND B ARE DETERMINED AT DATUM H. DIMENSIONS 5 AND 6 APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION 6 AT MAXIMUM MATERIAL CONDI-TION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

	MILLIMETERS				INCHES	3
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α			1.10			0.043
A1	0.00		0.10	0.000		0.004
A2	0.70	0.90	1.00	0.027	0.035	0.039
b	0.15	0.20	0.25	0.006	0.008	0.010
С	0.08	0.15	0.22	0.003	0.006	0.009
D	1.80	2.00	2.20	0.070	0.078	0.086
Е	2.00	2.10	2.20	0.078	0.082	0.086
E1	1.15	1.25	1.35	0.045	0.049	0.053
е	(	0.65 BS	С	0.026 BSC		
L	0.26	0.36	0.46	0.010	0.014	0.018
L2	0.15 BSC			(	0.006 BS	SC
aaa	0.15			0.006		
bbb	0.30				0.012	
ccc	0.10				0.004	
ddd		0.10			0.004	

#### GENERIC **MARKING DIAGRAM\***



XXX = Specific Device Code

- Μ = Date Code\*
- = Pb-Free Package

(Note: Microdot may be in either location)

\*Date Code orientation and/or position may vary depending upon manufacturing location.

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 1 OF 2
the right to make changes without furth purpose, nor does <b>onsemi</b> assume ar	er notice to any products herein. <b>onsemi</b> making liability arising out of the application or use	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other courses no warranty, representation or guarantee regarding the suitability of its presentation or guarantee regarding the suitability, ince of any product or circuit, and specifically disclaims any and all liability, ince under its patent rights nor the rights of others.	roducts for any particular

#### SC-88/SC70-6/SOT-363 CASE 419B-02 ISSUE Y

### DATE 11 DEC 2012

STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 2: CANCELLED	STYLE 3: CANCELLED	STYLE 4: PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE	STYLE 5: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 6: PIN 1. ANODE 2 2. N/C 3. CATHODE 1 4. ANODE 1 5. N/C 6. CATHODE 2
STYLE 7: PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2	STYLE 8: CANCELLED	STYLE 9: PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2	STYLE 10: PIN 1. SOURCE 2 2. SOURCE 1 3. GATE 1 4. DRAIN 1 5. DRAIN 2 6. GATE 2	STYLE 11: PIN 1. CATHODE 2 2. CATHODE 2 3. ANODE 1 4. CATHODE 1 5. CATHODE 1 6. ANODE 2	STYLE 12: PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2
STYLE 13:	STYLE 14:	STYLE 15:	STYLE 16:	STYLE 17:	STYLE 18:
PIN 1. ANODE	PIN 1. VREF	PIN 1. ANODE 1	PIN 1. BASE 1	PIN 1. BASE 1	PIN 1. VIN1
2. N/C	2. GND	2. ANODE 2	2. EMITTER 2	2. EMITTER 1	2. VCC
3. COLLECTOR	3. GND	3. ANODE 3	3. COLLECTOR 2	3. COLLECTOR 2	3. VOUT2
4. EMITTER	4. IOUT	4. CATHODE 3	4. BASE 2	4. BASE 2	4. VIN2
5. BASE	5. VEN	5. CATHODE 2	5. EMITTER 1	5. EMITTER 2	5. GND
6. CATHODE	6. VCC	6. CATHODE 1	6. COLLECTOR 1	6. COLLECTOR 1	6. VOUT1
STYLE 19:	STYLE 20:	STYLE 21:	STYLE 22:	STYLE 23:	STYLE 24:
PIN 1. I OUT	PIN 1. COLLECTOR	PIN 1. ANODE 1	PIN 1. D1 (i)	PIN 1. Vn	PIN 1. CATHODE
2. GND	2. COLLECTOR	2. N/C	2. GND	2. CH1	2. ANODE
3. GND	3. BASE	3. ANODE 2	3. D2 (i)	3. Vp	3. CATHODE
4. V CC	4. EMITTER	4. CATHODE 2	4. D2 (c)	4. N/C	4. CATHODE
5. V EN	5. COLLECTOR	5. N/C	5. VBUS	5. CH2	5. CATHODE
6. V REF	6. COLLECTOR	6. CATHODE 1	6. D1 (c)	6. N/C	6. CATHODE
STYLE 25:	STYLE 26:	STYLE 27:	STYLE 28:	STYLE 29:	STYLE 30:
PIN 1. BASE 1	PIN 1. SOURCE 1	PIN 1. BASE 2	PIN 1. DRAIN	PIN 1. ANODE	PIN 1. SOURCE 1
2. CATHODE	2. GATE 1	2. BASE 1	2. DRAIN	2. ANODE	2. DRAIN 2
3. COLLECTOR 2	3. DRAIN 2	3. COLLECTOR 1	3. GATE	3. COLLECTOR	3. DRAIN 2
4. BASE 2	4. SOURCE 2	4. EMITTER 1	4. SOURCE	4. EMITTER	4. SOURCE 2
5. EMITTER	5. GATE 2	5. EMITTER 2	5. DRAIN	5. BASE/ANODE	5. GATE 1
6. COLLECTOR 1	6. DRAIN 1	6. COLLECTOR 2	6. DRAIN	6. CATHODE	6. DRAIN 1

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	98ASB42985B Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 2 OF 2
the right to make changes without furth purpose, nor does <b>onsemi</b> assume a	ner notice to any products herein. <b>onsemi</b> making ny liability arising out of the application or use	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cours on owarranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc e under its patent rights nor the rights of others.	oducts for any particular

© Semiconductor Components Industries, LLC, 2019

# onsemi

6X




SOT-563, 6 LEAD CASE 463A ISSUE H

DATE 26 JAN 2021

SCALE 4:1

- NDTES:
- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009. 1.
- CONTROLLING DIMENSION: MILLIMETERS 2.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH З. THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

А



RECOMMENDED MOUNTING FOOTPRINT\* For additional information on our Pb-Free ж strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

11	SIDE VIEW					
[		MI	LLIMETE	RS		
	DIM	MIN.	NDM.	MAX.		
	А	0.50	0.55	0.60		
	Ø	0.17	0.22	0.27		
	C	0.08	0.13	0.18		
	D	1.50	1.60	1.70		
	E	1.10	1.20	1.30		
	e	0.50 BSC				
	L	0.10	0.20	0.30		
	Η <sub>E</sub>	1.50	1.60	1.70		

 $( \$ 

DOCUMENT NUMBER:	98AON11126D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-563, 6 LEAD		PAGE 1 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# onsemi

#### SOT-563, 6 LEAD CASE 463A ISSUE H

DATE 26 JAN 2021

STYLE 1: PIN 1. EMITTER 1 2. BASE 1 3. COLLECTOR 2 4. EMITTER 2 5. BASE 2 6. COLLECTOR 1	STYLE 2: PIN 1. EMITTER 1 2. EMITTER 2 3. BASE 2 4. COLLECTOR 2 5. BASE 1 6. COLLECTOR 1	STYLE 3: PIN 1. CATHODE 1 2. CATHODE 1 3. ANODE/ANODE 2 4. CATHODE 2 5. CATHODE 2 6. ANODE/ANODE 1	GENERIC MARKING DIAGRAM*
STYLE 4: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR	STYLE 5: PIN 1. CATHODE 2. CATHODE 3. ANDDE 4. ANDDE 5. CATHODE 6. CATHODE	STYLE 6: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE	1 ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐
STYLE 7: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. ANODE 6. CATHODE	STYLE 8: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SDURCE 5. DRAIN 6. DRAIN	STYLE 9: PIN 1. SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2 5. GATE 2 6. DRAIN 1	Pb–Free indicator, "G" or microdot "∙", may or may not be present. Some products may not follow the Generic Marking.
STYLE 10: PIN 1. CATHIDE 1 2. N/C 3. CATHIDE 2 4. ANDDE 2 5. N/C 6. ANDDE 1	STYLE 11: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2		

DOCUMENT NUMBER:	98AON11126D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-563, 6 LEAD		PAGE 2 OF 2	

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product rights nor the rights of others.

# DISEM

DATE 09 FEB 2010



SCALE 4:1

STYLE 1

PIN 1. EMITTER 1

STYLE 4: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER

STYLE 7: PIN 1. CATHODE 2. ANODE 3. CATHODE

5. COLLECTOR 6. COLLECTOR

4. CATHODE

5. ANODE 6. CATHODE

3. CATHODE 2 4. ANODE 2


6. ANODE 1

STYLE 10: PIN 1. CATHODE 1 2. N/C


5. N/C


2. BASE 1 3. COLLECTOR 2 4. EMITTER 2

5. BASE 2 6. COLLECTOR 1



**TOP VIEW** 





STYLE 2

PIN 1. EMITTER 1

STYLE 5: PIN 1. CATHODE 2. CATHODE 3. ANODE 4. ANODE

STYLE 8: PIN 1. DRAIN

4. SOURCE

5 DRAIN

6. DRAIN

2. DRAIN

3. GATE

5. CATHODE 6. CATHODE

2. EMITTER2

3. BASE 2 4. COLLECTOR 2

5. BASE 1 6. COLLECTOR 1

STYLE 3

PIN 1. CATHODE 1 2. CATHODE 1

STYLE 6: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE

STYLE 9: PIN 1. SOURCE 1 2. GATE 1

3. DRAIN 2


5. GATE 2 6. DRAIN 1

4. SOURCE 2

3. ANODE/ANODE 2 4. CATHODE 2

5. CATHODE 2 6. ANODE/ANODE 1

SOT-963 CASE 527AD ISSUE E



BASE MATERIAL.

NOTES:


2. З.

> 0.95
>  1.00
>  1.05
>
>
>  0.75
>  0.80
>  0.85
>  Е 0.35 BSC е ΗE 0.95 1.00 1.05 Т 0.19 REF L2 0.05 0.10 0.15

1. DIMENSIONING AND TOLERANCING PER ASME

DIMENSIONING AND TOLEHANCING PER ASM Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF DAGE MATERIA.

#### RECOMMENDED **MOUNTING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



= Month Code М

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON26456D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOT-963, 1.00x1.00, 0.35P		PAGE 1 OF 1		
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights or the rights of others.					

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights or the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such u

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales 单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)