# **Power MOSFET**

## 30 V, 171 A, Single N-Channel, SO-8 FL

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Includes Schottky Diode
- Optimized Gate Charge to Minimize Switching Losses
- Dual Sided Cooling Capability
- These are Pb-Free Device

### **Applications**

- CPU Power Delivery
- DC-DC Converters
- Low Side Switching

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Para	Parameter			Value	Unit
Drain-to-Source Vo	ltage		$V_{DSS}$	30	V
Gate-to-Source Vol	Gate-to-Source Voltage			±20	V
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	29	Α
Current R <sub>θJA</sub> (Note 1)		T <sub>A</sub> = 85°C	<u> </u>	21	
Power Dissipation $R_{\theta JA}$ (Note 1)		T <sub>A</sub> = 25°C	P <sub>D</sub>	2.74	W
Continuous Drain	]	T <sub>A</sub> = 25°C	I <sub>D</sub>	47	Α
Current R <sub>θJA</sub> ≤ 10 sec		T <sub>A</sub> = 85°C		34	
Power Dissipation $R_{\theta JA,} t \leq 10 \text{ sec}$	Steady	T <sub>A</sub> = 25°C	P <sub>D</sub>	7.3	W
Continuous Drain	State	T <sub>A</sub> = 25°C	Ι <sub>D</sub>	17	Α
Current R <sub>0JA</sub> (Note 2)		T <sub>A</sub> = 85°C		12	
Power Dissipation $R_{\theta JA}$ (Note 2)		T <sub>A</sub> = 25°C	P <sub>D</sub>	0.95	W
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	171	Α
Current R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 85°C		123	
Power Dissipation $R_{\theta JC}$ (Note 1)		T <sub>C</sub> = 25°C	P <sub>D</sub>	96.2	W
Pulsed Drain Current	t <sub>p</sub> =10μs	T <sub>A</sub> = 25°C	I <sub>DM</sub>	288	Α
Current limited by pa	ckage	T <sub>A</sub> = 25°C	I <sub>Dmaxpkg</sub>	100	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	-40 to +150	°C
Source Current (Body Diode)			I <sub>S</sub>	120	Α
Drain to Source dV/dt			dV/dt	6	V/ns
Single Pulse Drain-to-Source Avalanche Energy ( $V_{DD}$ = 50 V, $V_{GS}$ = 10 V, $I_L$ = 50 $A_{pk}$ , $L$ = 0.3 mH, $R_G$ = 25 $\Omega$ )			EAS	375	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.




### ON Semiconductor®


#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX		
30 V	2.0 mΩ @ 10 V	171 A		
	3.0 mΩ @ 4.5 V	140 A		

#### **N-CHANNEL MOSFET**







A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTMFS4825NFET1G	SO-8FL (Pb-Free)	1500 / Tape & Reel
NTMFS4825NFET3G	SO-8FL (Pb-Free)	5000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	1.3	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	45.7	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	132.1	°C/W
Junction-to-Ambient - t ≤ 10 sec	$R_{ heta JA}$	17.2	
Junction-to-Top	$R_{ heta JT}$	7.0	

- 1. Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.

### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•		
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1.0 mA		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				28.5		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V	T <sub>J</sub> = 25 °C		60	500	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub>	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	= 1.0 mA	1.5	2.0	2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				4		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 22 A		1.3	2.0	
			I <sub>D</sub> = 20 A		1.3		1
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 20 A		2.0	3.0	mΩ
			I <sub>D</sub> = 18 A		2.0		1
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 A			90		S
CHARGES AND CAPACITANCES					•		
Input Capacitance	C <sub>ISS</sub>				5660		
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 15 V			1150		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>				495		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V}; I_D = 23 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 15 \text{ V},$ $I_D = 23 \text{ A}$			40.2		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				6.4		
Gate-to-Source Charge	$Q_{GS}$				15.3		
Gate-to-Drain Charge	$Q_{GD}$				13.4		
Total Gate Charge	Q <sub>G(TOT)</sub>				83.6		nC
SWITCHING CHARACTERISTICS (Note 4)				•	_	•	•
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 15 V, $I_{D}$ = 15 A, $R_{G}$ = 3.0 $\Omega$			26		
Rise Time	t <sub>r</sub>				24		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				36		ns
Fall Time	t <sub>f</sub>				13		1

- 3. Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%. 4. Switching characteristics are independent of operating junction temperatures.

### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (N	ote 4)				•	•	
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 15 V, $I_{D}$ = 15 A, $R_{G}$ = 3.0 $\Omega$			15.7		- ns
Rise Time	t <sub>r</sub>				21.2		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				44.6		
Fall Time	t <sub>f</sub>				14.5		
DRAIN-SOURCE DIODE CHARACTE	ERISTICS				_		
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.0 A	T <sub>J</sub> = 25°C		0.35	0.70	.,
			T <sub>J</sub> = 125°C		0.26		
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dI <sub>S</sub> /dt = 100 A/μs, I <sub>S</sub> = 23 A			39.1		ns
Charge Time	t <sub>a</sub>				20.1		
Discharge Time	t <sub>b</sub>				19		
Reverse Recovery Charge	Q <sub>RR</sub>				34		nC
PACKAGE PARASITIC VALUES	<u>.</u>						
Source Inductance	L <sub>S</sub>	T <sub>A</sub> = 25°C			0.66		nΗ
Drain Inductance	L <sub>D</sub>				0.20		
Gate Inductance	L <sub>G</sub>				1.5		
Gate Resistance	Re				0.7	2.0	Ω

<sup>3.</sup> Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%. 4. Switching characteristics are independent of operating junction temperatures.

#### TYPICAL PERFORMANCE CURVES





Figure 6. Drain-to-Source Leakage Current

vs. Voltage

Figure 5. On-Resistance Variation with

**Temperature** 

#### **TYPICAL PERFORMANCE CURVES**



V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature





DFN5 5x6, 1.27P (SO-8FL) CASE 488AA ISSUE N

#### **DATE 25 JUN 2018**

#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETER. DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS

	MILLIMETERS					
DIM	MIN	NOM	MAX			
Α	0.90	1.00	1.10			
A1	0.00	-	0.05			
b	0.33	0.41	0.51			
С	0.23	0.28	0.33			
D	5.00	5.15	5.30			
D1	4.70	4.90	5.10			
D2	3.80	4.00	4.20			
E	6.00	6.15	6.30			
E1	5.70	5.90	6.10			
E2	3.45	3.65	3.85			
е		1.27 BSC				
G	0.51	0.575	0.71			
K	1.20	1.35	1.50			
L	0.51	0.575	0.71			
L1	0.125 REF					
M	3.00	3.40	3.80			
θ	0 °		12 °			

### **GENERIC MARKING DIAGRAM\***





XXXXXX = Specific Device Code

= Assembly Location Α

Υ = Year W = Work Week ZZ = Lot Traceability

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.





\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON14036D Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** DFN5 5x6, 1.27P (SO-8FL) **PAGE 1 OF 1** 

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent\_Marking.pdf">www.onsemi.com/site/pdf/Patent\_Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer p

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales



# 单击下面可查看定价,库存,交付和生命周期等信息

>>ON Semiconductor(安森美)