To: Digi-Key	Issue No. :	ECJ05120903
	Date of Issue :	December 09.2005
	Classification :	■ New □ Changed □

# PRODUCT SPECIFICATION FOR APPROVAL

**Product Description** 

: Multilayer Ceramic Chip Capacitors

Product Part Number

: ECJ0EBFJ105K (0402/X5R/6.3V/1.0uF)

Customers Part Number:

Country of Origin

: Japan

**Applications** 

:

Approval No	:		
Approval Dat	e :		
Excecuted by	:		
	-	(signature)	
Title	:		
Dept.	:		

Prepared by

: Engineering Section

Capacitor Business Unit

Phone: +81-123-22-8758

Fax : +81-123-22-1261

(Direct)

25. Kohata-nishinaka.. Uji City, Kyoto, Japan

Panasonic Electronic Devices Co.,Ltd.

Contact Person

1: ~

Phone: +81-774-31-5818(Representative)

Fax : +81-774-33-4251

Authorized by

Manager of Engineering

Title:

Title


v Danacani.

# CLASSIFICATION SPECIFICATIONS SUBJECT Multilayer Ceramic Chip Capacitors 10type (EIA 0402) High Capacitance (P/N : ECJ0EBFJ105K) Individual Specification No. 151S-ECJ-KEM77E PAGE 1 of 1 DATE Dec 9, 2005

#### 1. Scope

This specification applies to High Capacitance Multilayer Ceramic Chip Capacitor 10 type (EIA 0402), Temp. Char: X5R, Rated voltage DC6.3V , Nominal Capacitance  $1.0\mu F$ .

# 2. Style and Dimensions






Table 1		
Symbol	Dimensions(mm)	
L	1.00 +/- 0.05	
W	0.50 +/- 0.05	
Т	0.50 +/- 0.05	
L1,L2	0.2 +/- 0.1	

<u>K</u>

Tolerance

Cap.

Code

Show in

Table 3

# 3. Operating Temperature Range

Table 2


	Temperature Characteristics	Operating Temp. Range.
Class2	X5R	-55 to +85 °C


#### 4. Individual Specification

Table 3

Part Number	Rated Voltage	Temp. Char.	Nominal Capacitance	Cap. Tolerance
ECJ0EBFJ105K	DC 6.3V	X5R	1.0 μF	+/-10 %

#### 5. Explanation of Part Numbers





#### 6. Temperature Characteristics

Table 4

- Table I				
Temp. Char.	Capacitance Change rate from Temperature		Measurement	Reference
Code	Temp. Char.	Without voltage application	Temperature Range	Temperature
В	X5R	+/-15 %	-55 to +85 °C	+25 °C

# 7. Soldering method

Flow soldering shall not be applied.

	APPROVAL	CHECK	DESIGN
Panasonic Electronic Devices Co., Ltd.	Y.Sakaguchi	S. Endoh	T.Shinriki

CLASSIFICATI	ION		DECIEI	CATIONS				No.	
SUBJECT				CATIONS				151S-E	CJ-KGM77E
	Multilayer C			-	• • •	•	•		1 of 7
Higri	Capacitance	) (P/N ∶ ı	ECJUEB	FJ105K)	, Commo	n Specific	cation ———	DATE De	ec 9, 2005
(1) Any of parts (2) PBB (3) All the lation (4) This ous S (5) This	le laws and regulozone-depleting is and materials use and PBDE are the materials used of Manufacture product complies Substances in exponence and Foreign	g substance used in thing intentional and this per and Handes with the belectrical approach of the control of t	is product.  Ally exclude product are adling of Calle RoHS, Daniel Export product.	t. led from ma e registered Chemical So DIRECTIVE onic equipm	aterials use od materials Substances. E 2002/95/E ment.	ed in this prosumed in the sunder the second in the FEC on the FEC	roduct. Law Concerning Restriction of the	g Examination	n and Regu- in Hazard-
This production  This p	on factory	ned and macation equable or massuitable for tequipmentip and Ve	uipment. Walfunction of the applient, Warninessel ), Hig	When the form of this pro- lication shoung / Antithe ighly public	following ap oduct may tould be exc off equipme	pplications, threaten the changed. ent, Medical	which are reque lives and/or pure lives and/or pure lives and/or pure lives are lives and/or pure lives are lives ar	uired higher re properties, are ansport equip	eliability and e examined, ment (Motor
(1) Pana (2) Pana	asonic Electronic asonic Electronic sushita Electroni	ic Devices	(Tianjin) (	Co., Ltd. (F	•				
If there is	cification applies is a difference b vidual specificati	etween th							
tion & co Unreaso	duct shall be use ommunication e onable applicatio	quipment.	•						
ing the li Adequat sideratio	te safety shall be	e ensured	especially	y for produ	ıct design r	required a h	nigh level of safe	ety with the fo	ollowing con-
1)Pre 2)De	eviously examin sign a protection							a single trou	ble with this
	oduct. ⁄er a doubt abou	ıt safety aı	rises from	this produ	ct, immedia	ately inform	າ us for technica	al consultation	ı without fail,
	cification is a pa nita Electric Indu			ments perl	taining to t	he trade m	ade by and bet	tween your co	ompany and
3. Part Numbe ECJ (1)	er Code 0 (2)	E (3)	B (4)	FJ (5)	105 (6)	K (7)			
3- 1.Common ECJ : Mu	ı Code (1) ultilayer Cerami	ic Chip Ca	apacitors						
	Packaging Style		nperature	Characteri	istic (4), Ra	ated Voltage	e (5), Capacitar	nce Tolerance	(7): Shown
Note ;									
		_	_	_		_		_	_
	_	,			_		APPROVAL	CHECK	DESIGN
	Panason	ic Electro	nic Devi	ices Co., L	_td.		Y.Sakaguchi	S Endoh	T.Shinriki

CLASSIFICATI	ON SPECIFICATIONS	No. 151S-ECJ-KGM77E
SUBJECT	Multilayer Ceramic Chip Capacitors10 type (EIA 0402)	PAGE 2 of 7
High	Capacitance (P/N : ECJ0EBFJ105K) Common Specification	DATE Dec 9, 2005

#### 3-3.Nominal Capacitance (6)

The Nominal Capacitance value is expressed in pico farads(pF) and is identified by a three-digit number; the first two digit

represent significant figures and the last digit specifies the number of zero to follow.

Symbol (Ex.)	Nominal Cap.
105	1000000pF(1μF)
106	10000000pF(10μF)
226	22000000pF(22μF)

# 4. Operating Temperature Range

Shown in Individual Specification.

#### 5. Performance

The performance of the capacitor and its test condition shall be specified in Table 2.

#### 5- 1.Pretreatment

Before test and measurements, the following pretreatment shall be applied when necessary.

#### 5-1-1. Heat Treatment

The capacitors shall be kept in a temperature of 150+0/-10°C for 1 hour and then shall be stored in a room temperature for 48±4 hours, before initial measurement.

#### 5-1-2. Voltage Treatment

D.C. voltage shall be applied for 1 hour in the specified test condition and then shall be stored in a room temperature for 48 +/- 4 hours, before initial measurement.

#### 6. Test


Unless otherwise specified, all test and measurements shall be made at a temperature of 15 to 35°C and at a relative humidity of 45 to 75%.

If results obtained are doubted a further test should be carried out at a temperature of 20±2°C and a relative humidity of 60 to 70%.

#### 7. Structure

The structure shall be in a monolithic form as shown in Fig. 1.

Fig. 1 Table 1



No.	Name
1	Dielectric
2	Inner electrode
3	Substrate electrode
4	Intermediate electrode
(5)	External electrode

CLASSIFICAT	ON SPECIFICATIONS	No. 151S-ECJ-KGM77E
SUBJECT	Multilayer Ceramic Chip Capacitors10 type (EIA 0402)	PAGE 3 of 7
High	Capacitance (P/N : ECJ0EBFJ105K) Common Specification	DATE Dec 9, 2005

			Table 2						
No	Content	s	Performance			Test N	Method		
1	Appearance		There shall be no defects which affect the life and use.	ect With a magnifying glass (3 tim		s (3 time	s).		
2	Dimensions		Shown in Individual Specification.	With slid	de calipe	rs and	a micron	neter.	
3	Dielectric Witing voltage	thstand-	There shall be no dielectric breakdown or damage.	Test voltage: 250% of rated voltage Apply a DC voltage of the above val seconds. Charge/discharge current shall be w		value			
4	Insulation Resistance(I.R	)	100/C M $\Omega$ min. (C : Nominal Cap. in μF)	Measuring voltage : Rated voltage Measuring voltage time : 60+/-5s Charge/discharge current shall be within			in 50mA.		
5	Capacitance		Shall be within the specified tolerance.	Meas	suring	М	easuring		
6	Dissipation Factor (tan $\delta$ )	ctor	0.15 max.	Freq	uency		Voltage		
				TkHz+/-10% 1.0+/-0.2Vrms  For the class2 Capacitors, perform the treatment in par. 5-1-1.  Our Measurement instrument is shown in Table 3.		vn in the			
7	Temperature Coefficient	Without Voltage Appli- cation	Temp. Char. X5R: Within +/- 15%	Temp. Stage		of step 1 ulate the			
						ı			
				Char.	1	2	3	4	5
				X5R   25+/-2   -55+/-3   25+/-2   85+		suring tage			
8	Adhesion		The terminal electrode shall be free from peeling or signs of peeling.	the figu		apply	a 5N for		shown in he arrow
				1. 0			P C		rd nit:mm
					l : Alumir epoxy ss : 1.0n	board.		min.) or	glass
			(continue)						

(continue)

Note ;	
	Downloaded From Oneyac.com

CLASSIFICA	ATION	SPECIFICATIONS		No. 151S-	-ECJ-KGM	177E
SUBJECT	Multilaye	er Ceramic Chip Capacitors10 type (El.	A 0402)	PAGE	4 of	7
Hig	gh Capacita	ance (P/N : ECJ0EBFJ105K) Common	Specification	DATE [	Dec 9, 20	05

	Table 2						
No	Conte	nts		Performance	Test Method		
9	Bending Strength	Appear- ance		shall be no cracks and other nical damage.	After soldering capacitor on the substrate 1mm of bending shall be applied for 5 seconds.  Bending speed: 1mm/s		
		Capaci- tance	Temp. Char. X5R	Change from the value before test.  Within +/- 12.5%	(shown in Fig. 3)  20  R 3 4 0  R 3 4 0  Unit:mm		
10	Vibration Proof	Appearance  Capacitance $\delta$	mechar Shall be	shall be no cracks and other nical damage.  e within the specified tolerance.  leet the specified initial value.	Solder the specimen to the testing jig shown in Fig. 2. Apply a variable vibration of 1.5mm total amplitude in the 10 to 55 to 10Hz vibration frequency range swept in 1 min. in 3 mutually perpendicular directions for 2 hours each, a total of 6 hours.		
11	Resistance to Solder Heat	Appearance  Capacitance  tan δ  I.R.  Withstand voltage	Temp. Char. X5R Shall m	chall be no cracks and other nical damage.  Change from the value before test.  Within +/- 7.5% reet the specified initial value. Shall be no dielectric breakdown age.	Solder both method Preconditioning: Heat Temperature (See 5.1.1)/Class2 Solder temperature: 270+/-5°C Dipping period: 3+/-0.5s Preheat condition:  Order Temp.(°C) Period(s)  1 80 to 100 120 to 180 2 150 to 200 120 to 180 Use solder H63A(JIS-Z-3282).For the flux, use rosin (JIS-K-5902) ethanol solution of a concentration of about 25% by weight. Use tweezers for the holder to dip the specimen. Recovery: 48+/-4 hours		
12	Solderability		both ter	nan 95% of the soldered area of rminal electrodes shall be d with fresh solder.	Solder temperature: 230+/-5°C Dipping period: 4+/-1s Dip the specimen in solder so that both terminal electrodes are completely submerged. Use solder H63A(JIS-Z-3282). For the flux use rosin (JIS-K-5902) of ethanol solution of a concentration of about 25% by weight. Use tweezers for the holder to dip the specimen.		

(continue)

CLASSIFICAT	ON SPECIFICATIONS	No. 151S-ECJ-KGM77E
SUBJECT	Multilayer Ceramic Chip Capacitors10 type (EIA 0402)	PAGE 5 of 7
High	Capacitance (P/N : ECJ0EBFJ105K) Common Specification	DATE Dec 9, 2005

Table 2 No Contents Performance Test Method 13 Temperature Appear-There shall be no cracks and other Solder the specimen to the testing jig shown cycle ance mechanical damage. in Fig. 2. Condition the specimen to each temperature from step 1 to 4 in this order for Change from the value Capaci-Temp. the period shown in the table below. Regardtance Char. before test. ing this conditioning as one cycle, perform X5R Within +/- 7.5% 5 cycles continuously. Shall meet the specified initial value.  $tan \delta$ Temperature Period I.R. Shall meet the specified initial value. Step (min.) With-There shall be no dielectric breakdown Minimum operation 30+/-3 1 stand or damage. temperature +/- 3 voltage 2 Room temperature 3 max. Maximum operation 3 30+/-3 temperature +/-5 4 Room temperature 3 max. For the class2 capacitors, perform the heat treatment in par. 5-1-1. Before the measurement after test, the specimen shall be left to stand at room temperature for the following period : 48+/-4 h 14 Moisture There shall be no cracks and other For the class2 capacitors, perform the heat Appear-Resistance ance mechanical damage. treatment in par. 5-1-1. Solder the specimen to the testing jig shown Capaci-Change from the value in Fig. 2. Temp. tance Char. before test Test temperature: 40+/-2°C Within +/- 20% X5R Relative humidity: 90 to 95% 0.25 max.  $tan \delta$ Test period: 500+24/0 h I.R. 10/C  $M\Omega$  min. Before the measurement after test, the spe-(C: Nominal Cap. in µF) cimen shall be left to stand at room temperature for the following period: 48+/-4 h There shall be no cracks and other For the class2 capacitors, perform the heat 15 Moisture Appear-Resistant Mechanical damage. treatment in par. 5-1-2. ance Loading Solder the specimen to the testing jig shown Capaci-Temp. Change from the value in Fig. 2. tance Char. before test. Test temperature: 40+/-2°C X5R Within +/- 20% Relative humidity: 90 to 95% 0.25 max.  $tan \delta$ Applied voltage : Rated voltage (DC Voltage) I.R. 5/C M $\Omega$  min. Charge/discharge current: within 50mA. (C: Nominal Cap. in µF) Test period: 500+24/0 h Before the measurement after test, the specimen shall be left to stand at room temperature for the following period: 48+/-4 h

(continue)

CLASSIFICATI	ON SPECIFICATIONS	No. 151S-ECJ-KGM77E
SUBJECT	Multilayer Ceramic Chip Capacitors10 type (EIA 0402)	PAGE 6 of 7
High	Capacitance (P/N : ECJ0EBFJ105K) Common Specification	DATE Dec 9, 2005

Table 2

Table 2				
Contents			Performance	Test Method
High Tem- perature Resistant	Appear- ance			For the class2 capacitors, perform the voltage treatment in par. 5-1-2. Solder the specimen to the testing jig shown
Loading	Capaci- tance	Temp. Char.	Change from the value before test.	in Fig. 2.
		X5R	Within +/- 20%	Test temperature : Max. Rated temp. +/-3°C
	tan δ	0.25 ma	ax.	Applied voltage : Rated voltage
	I.R.			(DC Voltage) Charge/discharge current : within 50mA. Test period : 1000+48/0 h
				Before the measurement after test, the specimen shall be left to stand at room temperature for the following period : 48+/-4 h
	High Tem- perature Resistant	High Temperature Resistant Loading Capacitance	High Temperature Resistant Loading Capacitance Tance Temp. Char. X5R tan δ 0.25 ma I.R. 10/C Ms	High Temperature Resistant Loading       Appearance       There shall be no cracks and other mechanical damage.         Capacitance       Temp. Change from the value before test.         X5R       Within +/- 20%         tan δ       0.25 max.

When uncertainty occurs in the weather resistance characteristic tests (temperature cycle, moisture resistance, moisture resistant loading, high temperature resistant loading), the same tests shall be performed for the capacitor itself.

Table 3

	Our Standard Measuring Instrument
Measuring Instrument	4284A Precision LCR Meter (Agilent Technologies)
Measuring Mode	Parallel Mode
Recommended Measuring Jig	16034e Test Fixture (Agilent Technologies)

For High Cap Type, signal voltage may be unable to be applied to depending on conditions of measuring instruments. We would appreciate it if you would confirm whether High Cap Type is under the measurable environment or not by checking that the fixed signal voltage is applied or not. (For example, ALC function is ON, HPA is expanded.)

Note;		

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-KGM77E	
SUBJECT Multila	ayer Ceramic Chip Capacitors10 type (EIA 0402	PAGE 7 of 7	
High Capac	itance (P/N : ECJ0EBFJ105K) Common Speci	fication DATE Dec 9, 2005	

Fig. 2 Testing jig




Table 4

Type (EIA)

10type (0402)

0.5

1.5

0.6

Unit: mm

Material: Glass epoxy board

Thickness: 1.6mm

:Copper foil (0.035mm thick)

:Solder resist

Fig. 3 Testing jig




Table 5

Type A B C

(EIA)

10type (0402)

0.5

1.5

0.6

Unit : mm

Material: Glass epoxy board

Thickness: 0.6mm

:Copper foil (0.035mm thick)

:Solder resist

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS009E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 1 of 10
	Common Specification ( Precautions for Use)	DATE 1 Apr, 2005

#### 1. Precautions for Use



The Multilayer Ceramic Chip Capacitors (hereafter referred to as "Capacitors") may fail in a short circuit mode in an open-circuit mode when subjected to severe conditions of electrical, environmental and/or mechanical stress beyond the specified "Rating and specified "Conditions" in the Specifications, resulting in burn out, flaming or glowing in the worst case.

The following "Operating Conditions and Circuit Design" and "Precautions for Assembly" shall be taken in your major consideration.

If you have a question about the "Precautions for Use", please contact our engineering section or factory.

#### 2. Operating Conditions and Circuit Design

#### 2- 1. Circuit Design

#### 2-1-1. Operating Temperature Range

The specified "Operating Temperature Range" in the Specifications is absolute maximum and minimum temperature rating.

So in any case, each of the Capacitors shall be operated within the specified "Operating Temperature Range".

#### 2-1-2. Design of Voltage application

The Capacitors shall not be operated exceeding the specified "Rated Voltage" in the Specification.

If voltage ratings are exceeded, the Capacitors could result in failure or damage. In case of application of DC and AC voltages to the Capacitors, the designed peak voltage shall be within the specified "Rated Voltage". In case of AC of pulse voltage, the peak voltage shall be within the specified "Rated Voltage". If high frequency

voltage or fast rising pulse voltage is applied continuously even within the "Rated Voltage", contact our engineering section before use. Such continuous application affects the life of the Capacitors.

#### 2-1-3. Charging and Discharging Current

The Capacitors shall not be operated beyond the specified "Maximum Charging/Discharging Current Ratings" in the Specifications. Applications to a low impedance circuit such as a "secondary power circuit" are not recommended for safety.

#### 2-1-4. Temperature Rise by Dielectric Loss of the Capacitors

The "Operating Temperature Range" mentioned above shall include a maximum surface temperature rise of 20°C, which is caused by the Dielectric loss of the Capacitor and applied electrical stresses (such as voltage, frequency and wave form etc.). It is recommended to measure and check "Surface Temperature of the Capacitor" in your equipment at room temperature (up to 25°C).

#### 2-1-5. Restriction on Environmental Conditions

The Capacitors shall not be operated and / or stored under the following environmental conditions.

- (1) Environmental conditions
  - (a) To be exposed directly to water or salt water
  - (b) To be dew formation
  - (c) Under conditions of corrosive gases such as hydrogen sulfide, sulfurous acid, chlorine and ammonia
- (2) Under severe conditions of vibration or impact beyond the specified conditions in the Specifications


#### 2-1-6. DC voltage characteristics


The Capacitors (Class 2) employ dielectric ceramics with dielectric constant having voltage dependency, and if applied DC voltage is high, capacitance may broadly change. For the specified capacitance, the following should be confirmed.

- (1) If capacitance change by applied voltage is within the allowable range, or if its application allows unlimited capacitance change.
- (2) DC voltage characteristics demonstrate, even if applied voltage is under the rated voltage, capacitance change rate increases with higher voltage (Capacitance down). Accordingly, when the Capacitors are used for circuits with narrow capacitance allowable range such as time constant circuits, we recommend to apply lower voltage upon due consideration on capacitance aging in addition to the above.

Note;				
		APPROVAL	CHECK	DESIGN
	Panasonic Electronic Devices Co., Ltd.	Y.Sakaguchi	S.Endoh	T.Shinriki


CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS009E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 2 of 10
	Common Specification ( Precautions for Use)	DATE 1 Apr, 2005





#### 2-1-7. Capacitance aging

The ceramic dielectrics of the Capacitors (Class 2) have capacitance aging. Accordingly, when the Capacitors are used for the circuits, which require a narrow capacitance allowable range, such as time constant circuits, pay due consideration to capacitance aging for use.



#### 2-1-8. Piezoelectricity

Dielectrics used for the Capacitors (Class 2) may cause the following Piezoelectricity (or Electrostriction).

(1) If the signal of a specific frequency is applied to the Capacitors, electric and acoustic noise may be generated by resonating the characteristic frequency which is determined by the dimensions of the Capacitor.

As a measure to prevent this phenomenon, changing the size of the Capacitor is effective to change its resonance frequency.

Also there is another measure changing the materials of the Capacitors to the Low-loss type, which has no (or less) piezoelectricity, or to Class1.

which has no (or less) piezoelectricity, or to Class1 is also available.

- (2) Vibration or impact applied to the Capacitors may cause noise because mechanical force is converted to electrical signals (Especially, application to around the amplifier unit).
  - As a measure to prevent this phenomenon, changing the materials of the Capacitor to the Low-loss type, which has no (or less) piezoelectricity, or to Class1 is also available.
- (3) Even if a whining sound is generated, there is no problem in product performance and reliability, however, check the worrisome phenomenon which may generate noise in your equipment.

As a measure to prevent this phenomenon, changing to the Capacitor different in characteristics, size and shape as shown in the (1), (2) above is effective.

As the other measures, changing the mounting direction of the Capacitors to bring under control the resonance with equipment bodies such as printed circuit board, or the Capacitors are fixed with equipment bodies such as printed circuit board by adhesive may be effective.

#### 2- 2.Design of Printed Circuit Board

### 2-2-1. Selection of Printed Circuit Board

When the Capacitors are mounted and soldered on an Aluminum Substrate, the substrate has influences on Capacitor's reliabilities against "Temperature Cycles" and "Heat shock" because of difference in thermal expansion coefficient between them.

It shall be carefully confirmed that the actual board applied does not deteriorate the characteristics of the Capacitors.

Note;			
Note,			


CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS009E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 3 of 10
	Common Specification ( Precautions for Use)	DATE 1 Apr, 2005

#### 2-2-2. Design of Land Pattern

(1) Recommended land dimensions are shown below for proper amount of solder to prevent cracking at the time of excessive stress to the Capacitors due to increased amount of solder.

#### { Recommended land dimensions (Ex.) }


[ For General Electronic Equipment, High Capacitance, Low ProfileType, 100V·200V series ]



						Offic in mini
Type	Con	ponent	Dimension	•	b	•
(EIA)	L	W	Т	а	Ь	С
06 (0201)	0.6	0.3	0.3	0.2 to 0.3	0.25 to 0.3	0.2 to 0.3
10 (0402)	1.0	0.5	0.5	0.4 to 0.5	0.4 to 0.5	0.4 to 0.5
11 (0603)	1.6	0.8	0.8	0.8 to 1.0	0.6 to 0.8	0.6 to 0.8
12 (0805)	2.0	1.25	0.6 to 1.25	0.8 to 1.2	0.8 to 1.0	0.8 to 1.0
13 (1206)	3.2	1.6	0.6 to 1.6	1.8 to 2.2	1.0 to 1.2	1.0 to 1.3
23 (1210)	3.2	2.5	1.4 to 2.5	1.8 to 2.2	1.0 to 1.2	1.8 to 2.3
34 (1812)	4.5	3.2	2.5 to 3.2	3.0 to 3.5	1.2 to 1.6	2.3 to 3.0


Unit in mm

# [ Wide-width Type ]



						Unit in mm
Туре	Compo	onent Di	mension		1.	
(EIA)	L	W	Т	а	ь	С
21(0508)	1.25	2.0	0.85	0.5 to 0.7	0.5 to 0.6	1.4 to 1.9
31(0612)	1.6	3.2	0.85	0.8 to 1.0	0.6 to 0.7	2.5 to 3.0


[ Array Type ]



							Unit in mm
Type	Component Dimension				h		В
(EIA)	L	W	Т	а	b	С	F
12	2.0	1.25	0.85	0.55	0.5	0.2	0.4
(0805)	2.0	1.25	0.65	to 0.75	to 0.6	to 0.3	to 0.6
13	3.2	1.6	0.85	0.9	0.7	0.35	0.7
(1206)	3.2	1.0	0.65	to 1.1	to 0.9	to 0.45	to 0.9

# 2-fold Array

SMD




Land

						U	nit in mm	
Type (EIA)	Component Dimension		а	b	С	Р		
(EIA)	L	W	Т				İ	
			0.6	0.3	0.45	0.3	0.54	
11	1.37	1 27 1 0	1.0	0.6	to 0.4	to 0.55	to 0.4	to 0.74
(0504)	1.37	1.0	0.8	0.3	0.4	0.46	0.71	
			0.6	to 0.6	to 0.7	to 0.56	to 0.91	

(2) The size of lands shall be designed to be equal between the right and left sides. If the amount of solder on the right land is different from that on the left land, the component may be cracked by stress to one side of the component since the side with a larger amount of solder solidifies later at the time of cooling.

# Recommended Amount of Solder



CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS009E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 4 of 10
	Common Specification ( Precautions for Use)	DATE 1 Apr, 2005

#### 2-2-3. Applications of Solder Resist

Applications of Solder resist are effective to prevent solder bridges and to control amounts of solder on PC boards.

- (1) Solder resist shall be utilized to equalize the amounts of solder on both sides.
- (2) If the Capacitors are arranged in succession, solder resist shall be used to divide the pattern in the mixed mounting with a component with lead wires or in the arrangement near a chassis etc. See the table below.

NG Examples and Recommended Examples NG Examples Improved Examples by pattern division Mixed mounting The lead wire of Solder resist with a component with a component with lead wires lead wires Sectional view Sectional view Arrangement Chassis Solder resist near chassis Solder (ground solder) Sectional view Sectional view Retrofitting of Soldering iron Lead wire of Solder resist Component with lead Retrofitted wires component Sectional view Sectional view Lateral arrangement Land Portion to be Solder resist excessively soldered

#### 2-2-4. Component Layout

The Capacitors / components shall be placed on the PC board so as to have both electrodes subjected to uniform stresses, or to position the component electrodes at right angles to the grid glove or bending line to avoid cracking in the Capacitors caused by the bending of the PC board after or during placing / mounting the Capacitors / components on the PC board.

(1) The recommended layout of the Capacitor to minimize mechanical stress caused by warp or bending of a PC board is as below.


	NG Example	Recommended Example
Warp of Circuit board		Lay out the Capacitor sideways against the stressing direction

- (2) The following drawing is for your reference since mechanical stress near the dividing/breaking position of a PC board varies depending on the mounting position of the Capacitors.
- (3) The magnitude of mechanical stress applied to the Capacitors when the circuit board is divided is in the order of push back < slit < V-groove < perforation.

Also take into account the layout of the Capacitors and the dividing/breaking method.

### 2-2-5. Mounting Density and Spaces

If components are arranged in too narrow spaces, the components are affected by Solder bridges and Solder balls. Each space between components



CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS009E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 5 of 10
	Common Specification ( Precautions for Use)	DATE 1 Apr, 2005

should be carefully determined.

#### 3. Precautions for Assembly

#### 3-1.Storage

- (1) The Capacitors shall be stored under 5 40°C and 20 70%RH, not under severe conditions of high temperature and humidity.
- (2) If the storage place is humid, dusty, and contains corrosive gasses (hydrogen sulfide, sulfurous acid, hydrogen chloride and ammonia, etc.), the solderability of the terminal electrodes may deteriorate. Also, storage in a place subjected to heating or exposed to direct sunlight causes deformed tapes and reels of taped version and/or components sticking to tapes, which results in troubles at the time of mounting.
- (3) The storage period shall be within 6 months. Products stored for more than 6 months shall be checked their solderability before use.
- (4) The Capacitors of high dielectric constant series (Class 2, Characteristic B,X7R,X5R and F,Y5V) change in capacitance with the passage of time, "Capacitance aging", due to the inherent characteristics of ceramic dielectric materials. The changed capacitance can be recovered by heat treatment to each initial value at the time of shipping. (See 2. Operating Condition and Circuit Design, 2-1-7. Capacitance aging)
- (5) When the initial capacitance is measured, the Capacitors shall be heat-treated at 150+0/-10°C for 1 hour and then subjected to ordinary temperature and humidity for 48±4 hours before measuring the initial value.

#### 3- 2. Adhesives for Mounting

- (1) The amount and viscosity of an adhesive for mounting shall be such that the adhesive shall not flow off on the land during it's curing.
- (2) If the amount of adhesive is insufficient for mounting, the Capacitor may fall after or during soldering.
- (3) If the adhesive is too low in its viscosity, the Capacitors may be out of alignment after or during soldering.
- (4) Adhesives for mounting can be cured by ultraviolet or infrared radiation. In order to prevent the terminal electrodes of the Capacitors from oxidizing, the curing shall be dune at conditions of 160°C max., for 2 minutes max.
- (5) If curing is insufficient, the Capacitor may fall after or during soldering. Also insulation resistance between terminal electrodes may deteriorate due to moisture absorption. In order to prevent these problems, the curing conditions shall be sufficiently examined.

#### 3-3. Chip Mounting Consideration

- (1) When mounting the Capacitors/components on a PC board, the capacitor bodies shall be free from excessive impact loads such as mechanical impact or stress in the positioning, pushing force and displacement of vacuum nozzles at the time of mounting.
- (2) The maintenance and inspections for Chip Mounter must be performed regularly.
- (3) If the bottom dead center of the vacuum nozzle is too low, the Capacitor is cracked by an excessive force at the time of mounting.
  - The following precautions and recommendations are for your reference in use.
  - (a) Set and adjust the bottom dead center of the vacuum nozzles to the upper surface of the PC board after correcting the warp of the PC board.
  - (b) Set the pushing force of the vacuum nozzle at the time of mounting to 1 to 3 N in static load.
  - (c) For double surface mounting, apply a supporting pin on the rear surface of the PC board to suppress the bending of the PC board in order to minimize the impact of the vacuum nozzles. The typical examples are shown in the table below.
  - (d) Adjust the vacuum nozzles so that their bottom dead center at the time of mounting is not too low.
- (4) The closing dimensions of positioning chucks shall be controlled and the maintenance, checks and replacement of positioning chucks shall be regularly performed to prevent chipping or cracking of the Capacitors caused by mechanical impact at the time of positioning due to worn positioning chucks.
- (5) Maximum stroke of the nozzle shall be adjusted so that the maximum bending of PC board does not exceed 0.5mm at 90mm span. The PC board shall be supported by means of adequate supporting pins.

Note ;	
	Downloaded From Oneyac.com

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS009E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 6 of 10
	Common Specification ( Precautions for Use)	DATE 1 Apr, 2005

	NG Examples	Improved Examples by pattern division
Single surface mounting	Crack	Supporting be necessarily positioned beneath the capacitor.
Double surface mounting	Separation of solder Crack	Supporting

#### 3- 4. Selection of Soldering Flux

Soldering flux may seriously affect the performance of the Capacitors. The following shall be confirmed before use.

- (1) Soldering flux having a halogen based content of 0.1 wt. % (converted to chlorine) or below shall be used. Do not use soldering flux with strong acid.
- (2) When applying water-soluble soldering flux, wash the Capacitors sufficiently because the soldering flux residue on the surface of PC boards may deteriorate the insulation resistance on the Capacitor surface due to insufficient cleaning.

#### 3-5.Soldering

#### 3-5-1. Flow soldering


In flow soldering process, abnormal and large thermal and mechanical stresses, caused by "Temperature Gradient" between the mounted Capacitors and melted solder in a soldering bath, may be applied directly to the Capacitors, resulting in failures and damages of the Capacitors, So it is essential that soldering process shall be controlled to the following recommended conditions.

- (1) Application of Soldering flux:
  - The soldering flux shall be applied to the mounted Capacitors thinly and uniformly by foaming method.
- (1) Preheating:
  - The mounted Capacitors/Components shall be preheated sufficiently so that the "Temperature Gradient" between the Capacitors/Components and the melted solder shall be 150°C max. (100 to130°C)
- (3) Immersion into Soldering Bath:
  - The Capacitors shall be immersed into a soldering bath of 240 to 260°C for 3 to 5 seconds.
- (4) Gradual Cooling:
  - The Capacitors shall be cooled gradually to room ambient temperature with the cooling temperature rates of 8°C/s max. from 250°C to 170°C and 4°C/s max. from 170°C to 130°C.
- (5) Flux Cleaning:
  - When the Capacitors are immersed into a cleaning solvent, it shall be confirmed that the surface temperatures of devices do not exceed 100°C.
- (6) One time of flow soldering under the conditions shown in the figure below [Recommended profile of Flow soldering (Ex)] do not cause any problems.

	However, fully pay attention to the possible warp and bending of the PC board.
Note;	
	Downloaded From Oneyac.com

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS009E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 7 of 10
	Common Specification ( Precautions for Use)	DATE 1 Apr, 2005

#### Recommended profile of Flow soldering [Ex.]



$\langle$ Allowable temperature difference $\Delta$ T $\rangle$		
Temp. Tol.		
ΔT ≤ 150 °C		
Δ1 ≧ 150 C		

# 3-5-2. Reflow soldering

In reflow soldering, the mounted Capacitors/Components are generally heated and soldered by a thermal conduction system such as an "Infrared radiation and hot blast soldering system" or a "Vapor Phase Soldering System (VPS)".

Large temperature gradients such as a rapid heating and cooling in the process may cause electrical failures and mechanical damages of the devices.

It is essential that the soldering process shall be controlled by the following recommended conditions and precautions.

#### (1) Preheating 1:

The mounted Capacitors/Components shall be preheated sufficiently for 60 to 90 seconds so that the surface temperatures of them to be 140 to 160°C.

#### (2) Preheating 2:

After "Preheating 1", the mounted Capacitors/Components shall be heated to the elevated temperature of 150 to 220°C for 2 to 5 seconds.

#### (3) Soldering:

Heating section:220°C or above within 20 sec .

# (4) Gradual cooling:


After the soldering, the mounted Capacitors/Components shall be gradually cooled to room ambient temperature for preventing mechanical damages such as cracking of the devices.

#### (1) Flux Cleaning:

When the Capacitors are immersed into a cleaning solvent, it shall be confirmed that the surface temperatures of devices do not exceed 100°C.

(6) Two times of flow soldering under the conditions shown in the figure below [Recommended profile of Reflow soldering (Ex)] do not cause any problem. However, fully pay attention to the possible warp and bending of the PC board.

# Recommended profile of Reflow soldering (Ex.)



#### $\langle$ Allowable temperature difference $\Delta T \rangle$

Size	Temp. Tol.	
0201 to 1206	ΔΤ≤ 150 °C	
0508, 0612, 0504	Δ1 ≧ 150 °C	
1210 to 1812	ΔT≦ 130 °C	

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS009E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 8 of 10
	Common Specification ( Precautions for Use)	DATE 1 Apr, 2005

#### 3-5-3. Hand soldering

In hand soldering of the Capacitors, large temperature gradient between the preheated Capacitors and the tip of soldering iron may cause electrical failures and mechanical damages such as cracking or breaking of the devices.

The soldering shall be carefully controlled and carried out so that the temperature gradient is kept minimum with the following recommended conditions for hand soldering.

#### (1) Condition 1 (with preheating)

#### (a) Soldering:

 $\phi$ 1.0mm Thread eutectic solder with soldering flux\* in the core.

\*Rosin-based and non-activated flux is recommended.

#### (b) Preheating:

The Capacitors shall be preheated so that "Temperature Gradient" between the devices and the tip of soldering iron is 150°C or below.


(c) Temperature of Iron tip: 300°C max.

(The required amount of solder shall be melted in advance on the soldering tip.)

(d) Gradual Cooling:

After soldering, the Capacitors shall be cooled gradually at room ambient temperature.

#### Recommended profile of Hand Soldering [Ex.]



$\langle$ Allowable temperature difference $\Delta$ T $\rangle$		
Size Temp. Tol.		
0201 to 1206	ΔΤ≤ 150 °C	
0508, 0612, 0504	$\Delta I \cong 150 \text{ C}$	
1210 to 1812	ΔT≦ 130 °C	

### (2) Condition 2 (without preheating)

Modification with a soldering iron is acceptable without preheating if within the conditions specified below.

- (a) Soldering iron tip shall never directly touch the ceramic dielectrics and terminal electrodes of the Capacitors.
- (b) The lands are sufficiently preheated with a soldering iron tip before sliding the soldering iron tip to the terminal electrode of the Capacitor for soldering.

Conditions	of Hand	soldering	without	nreheating
COHUME	ui i iaiiu	Soluelliu	williout	Dienealing

	Condition		
Chip size	0201 to 0805, 0508, 0504	1206 to 1812, 0612	
Temperature of soldering iron	270 °C Max.	250 °C Max.	
Wattage	20W Max.		
Shape of soldering iron tip	φ3mm Max.		
Soldering time with soldering iron	3s Max.		

#### 3- 6.Post Soldering Cleaning

- 3-6-1. Residues of soldering fluxes on the PC board after cleaning with an inappropriate solvent may deteriorate on the electrical characteristics and reliability (particularly, insulation resistance) of the Capacitors.
- 3-6-2. Inappropriate cleaning conditions (Such as insufficient cleaning, excessive cleaning) may impair the electrical characteristics and reliability of the Capacitors.
  - (1) If cleaning is insufficient:
    - (a) The halogen substance in the residues of the soldering flux may cause the metal of terminal electrodes to corrode.
    - (b) The halogen substance in the residues of the soldering flux on the surface of the Capacitors may deteriorate the insulation resistance.
    - (c) Water-soluble soldering flux may have more remarkable tendencies of (a) and (b) above compared to those of rosin soldering flux.
  - (2) If cleaning is excessive:

NIOto	

# CLASSIFICATION SPECIFICATIONS SUBJECT Multilayer Ceramic Chip Capacitor Common Specification ( Precautions for Use) No. 151S-ECJ-SS009E PAGE 9 of 10 DATE 1 Apr, 2005

(a) Too much output of ultrasonic cleaning may deteriorate the strength of the terminal electrodes or cause cracking in the solder and/or ceramic bodies of the Capacitors due to vibrated PC boards.

The following conditions are for Ultrasonic cleaning.

Ultrasonic wave output: 20 W/L max. Ultrasonic wave frequency: 40 kHz max. Ultrasonic wave cleaning time: 5 min. max.


3-6-3. Cleaning with contaminated cleaning solvent may cause the same results in case of insufficient cleaning due to the high density of liberated halogen.

#### 3-7.Process Inspection

When the mounted PC boards are inspected with measuring terminal pins, abnormal and excess mechanical stresses shall not be applied to the PC board and mounted components, to prevent failures or damages of the devices.

- (1) The mounted PC boards shall be supported by some adequate supporting pins setting their bending to 90 mm span 0.5mm max.
- (2) It shall be confirmed that measuring pins have a right tip shape, are equal in height and are set in the right positions.

The following figures are for your reference to avoid the possible bending of PC board.




#### 3-8.Protective Coat

When the surface of a PC board on which the Capacitors have been mounted is coated with resin to protect against moisture and dust, it shall be confirmed that the protective coat does not have influences on the reliability of the Capacitors in the actual equipment.

- (1) Coating materials, such as being corrosive and chemically active, shall not be applied to the Capacitors and other components.
- (2) Coating materials with large thermal expansivity shall not be applied to the Capacitors for preventing failures or damages (such as cracking) of the devices in the curing process.

## 3- 9. Dividing/Breaking of PC Boards

- (1) Abnormal and excessive mechanical stresses such as bending or torsion as below, which cause cracking in the Capacitors, on the components on the PC board shall be kept minimum in the dividing/breaking.
- (2) Dividing/Breaking of the PC boards shall be done carefully at moderate speed by using a jig or apparatus to prevent the Capacitors on the boards from mechanical damages.





# (3) Examples of PCB dividing/breaking jig

The outline of PC board breaking jig is shown below.

As a recommended example, Dividing/Breaking of the PC boards shall be done by holding the position near the jig where is free from bending, and so as to be compressive stress for the components such as the Capacitors on the PC board.

And as a NG example, if holding the PC board at any position apart from the jig, tensile stress to the Capacitor may cause cracking in the Capacitors.





CLASSIFICATION		I No.
	SPECIFICATIONS	151S-ECJ-SS009E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 10 of 10
	Common Specification ( Precautions for Use)	DATE 1 Apr, 2005
The Capa cracked by Never use impaired a large size (2) When han Capacitors When moucaused by may caus	mpact citors shall be free from any excessive mechanical impact. Citor body, which is made of ceramics, may be damaged or dropping impact. It is dropped capacitors because their quality may be already and its failure level of significance may be increased. Particularly, capacitors tend to be damaged or cracked more easily. It is defined by the PC boards on which the Capacitors are mounted, the shall not collide with another PC board. Interest of the PC board and the Capacitor colliding between the corner of the PC board and the Capacitor is damage or cracking in the Capacitor and deteriorate the voltage and insulation resistance of the Capacitor.	Crack Floor Crack Mounted PCB
	ons described above are typical ones. nting conditions, please contact us.	
·	Jse above are from	
Ceramic (	nical Report EIAJ RCR-2335 Caution Guide Line for Operation Capacitors for Electronic Equipment by Japan Electronics and Info Association (March 2002 issued)	

CLASSFICATION	SPECIFICATIONS	No. 151S-ECJ-SV036E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 1 of 6
	Taped and Reeled Packaging Specifications	DATE 28 Apr, 2004

#### 1. Scope

This specification applies to taped and reeled packing for Multilayer ceramic chip capacitors.

#### 2. Applicable Standards

EIAJ (Electric Industries Association of Japan) Standard EIAJ RC-1009B

JIS (Japanese Industrial Standard) Standard JIS C 0806

#### 3. Packing Specification

# 3- 1.Structure and Dimensions

Paper taping packaging is carried out according the following diagram

1) Carrier tape : Shown in Fig. 5. 2) Reel : Shown in Fig. 6.

3) Packaging : We shall pack suitably in order prevent damage during transportation or storage.

#### 3- 2. Packing Quantity

		Carrier-Tar	ре		Quantity	(pcs./reel)	
Thickness of	Thickness of		Toning	ø180mm Reel		ø330mm Reel	
Туре	Capacitor(mm)	Material	Taping Pitch	Packaging Code	Quantity	Packaging Code	Quantity
06type (0201)	0.30 +/- 0.03	Paper Taping	2mm	Е	15000		
10type (0402)	0.50 +/- 0.05	Paper Taping	2mm	Е	10000	W	50000
11type (0603)	0.8 +/- 0.1	Paper Taping	4mm	V	4000	Z	10000
	0.6 +/- 0.1	Paper Taping	4mm	V	5000	Z	20000
	0.85 +/- 0.10	Paper Taping	4mm	V	4000	Z	10000
1.25	1.25 +/- 0.10 1.25 +/- 0.15 1.25 +/- 0.20	Embossed Tap.	4mm	F	3000		
	0.6 +/- 0.1	Paper Taping	4mm	V	5000	Z	20000
13type (1206)	0.85 +/- 0.10	Paper Taping	4mm	V	4000	Z	10000
13type (1200)	1.15 +/- 0.10	Embossed Tap.	4mm	F	3000		
	1.6 +/- 0.2	Embossed Tap.	4mm	Υ	2000		ŀ
23type (1210)	2.0 +/- 0.2	Embossed Tap.	4mm	Y	2000		
	2.5 +/- 0.3	Embossed Tap.	4mm	Y	1000		
34type (1812)	2.5 +/- 0.3	Embossed Tap.	8mm	Υ	500		
34type (1012)	3.2 +/- 0.3	Embossed Tap.	8mm	Υ	500		

# Explanation of Part Numbers (Example)

ECJ 1 <u>V</u> B 1C 104 K
Packaging Code

## 3- 3. Marking on the Reel

The following items are described in the side of a reel in English at least.

- 1) Part Number
- 2) Quantity
- 3) Lot Number
- 4) Place of origin

Note ;	01 Apr, 2005	Change the company name. Previous : Matsushita Electronic Component New : Panasonic Electronic Devices Co			
			APPROVAL	CHECK	DESIGN
Panasonic Electronic Devices Co., Ltd.			Y.Sakaguchi	S.Endoh	T.Shinriki

CLASSFICATION	SPECIFICATIONS	No. 151S-ECJ-SV036E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 2 of 6
	Taped and Reeled Packaging Specifications	DATE 28 Apr, 2004

#### 3-4. Structure of Taping

1) The direction of winding of taping on the reel shall be in accordance with the following diagram.

Fig. 1 Paper Taping






Fig. 2 Embossed Taping



2) The specification of the leader and empty portion shall be in accordance with the following diagram.

Fig. 3 Leader Part and Taped End




CLASSFICATION	SPECIFICATIONS	No. 151S-ECJ-SV036E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 3 of 6
	Taped and Reeled Packaging Specifications	DATE 28 Apr, 2004

#### 4. Efficiency

- 4- 1.Breakage strength of the tape: 10N or more.
- 4- 2. Peel strength of the cover tape (refer to the Fig. 4).
  - 1) Peel angle: 165 to 180 degree from the tape adhesive face.
  - 2) Peel velocity: 300mm per min.
  - 3) Peel strength: 0.1 to 0.7N

Fig. 4 Peel strength of the cover tape



#### 4-3.Barrs on tape

There shall be no barrs preventing suction when products are taken out.

4- 4. Missing of products


The missing of products shall be 0.1% or less per reel and there shall be no continuous missing of products.

4- 5.Adherence to the tape

Products shall not be stuck to the cover tape or bottom tape.

Fig. 5 Carrier Tape Dimension

(a) 06 and 10 type : 2mm taping pitch for Paper taping




Code	Dime	nsion
W	8.0 +	/- 0.2
F	3.50 +	/- 0.05
Е	1.75 +	/- 0.10
P₁	2.00 +	/- 0.05
$P_2$	2.00 +	/- 0.05
$P_0$	4.00 +	/- 0.05
$D_0$	<i>φ</i> 1.5	
	+0.1/	-0
$t_1$	"06"	0.5
	Type	max.
	"10"	0.7
	Type	max.
$t_2$	"06"	8.0
	Type	max.
	"10"	1.0
	Type	max.
	1	Init · mm

Unit : mm

Type Code	"06" (0201)	"10" (0402)
Α	0.37 +/- 0.03	0.62 +/- 0.05
В	0.67 +/- 0.05	1.12 +/- 0.05

# CLASSFICATION SPECIFICATIONS SUBJECT Multilayer Ceramic Chip Capacitor Taped and Reeled Packaging Specifications No. 151S-ECJ-SV036E PAGE 4 of 6 DATE 28 Apr, 2004

(b) 11 and 12 and 13 type: 4mm taping pitch for Paper taping.




Code	Dimension
W	8.0 +/- 0.2
F	3.50 +/- 0.05
Е	1.75 +/- 0.10
$P_1$	4.0 +/- 0.1
$P_2$	2.00 +/- 0.05
$P_0$	4.0 +/- 0.1
$D_0$	$\phi$ 1.5
	+0.1/-0
$t_1$	1.1 max.
$t_2$	1.4 max.

Unit : mm

Type Code	"11" (0603)	"12" (0805)	"13" (1206)
Α	1.0 +/- 0.1	1.65 +/- 0.20	2.0 +/- 0.2
В	1.8 +/- 0.1	2.4 +/- 0.2	3.6 +/- 0.2

(c) 12 and 13 and 23 type : 4mm taping pitch for Embossed taping.




Code	Dimen	sion
W	8.0 +/-	- 0.2
F	3.50 +/-	- 0.05
Е	1.75 +/-	- 0.10
P <sub>1</sub>	4.0 +/-	- 0.1
$P_2$	2.00 +/-	- 0.05
$P_0$	4.0 +/-	- 0.1
$D_0$	<i>φ</i> 1.5	
	+0.1/-	0
$D_1$	φ1.1+/- C	).1
t <sub>1</sub>	0.6 m	ax.
	"12"	2.5
	"13"	max.
$t_2$	Type	
	"23"	3.5
	Type	max.
	1.15	nit · mm

Unit : mm

Type Code	"12" (0805)	"13" (1206)	"23" (1210)
Α	1.55 +/- 0.20	1.90 +/- 0.20	2.8 +/- 0.2
В	2.35 +/- 0.20	3.5 +/- 0.2	3.5 +/- 0.2

CLASSFICATION	SPECIFICATIONS	No. 151S-ECJ-SV036E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 5 of 6
	Taped and Reeled Packaging Specifications	DATE 28 Apr, 2004

(d) 34 type: 8mm chip taping pitch for Embossed taping.



Code	Dimension
W	12.0 +/- 0.3
F	5.50 +/- 0.05
Е	1.75 +/- 0.10
$P_1$	8.0 +/- 0.1
$P_2$	2.00 +/- 0.05
$P_0$	4.0 +/- 0.1
$D_0$	<i>φ</i> 1.5
	+0.1/-0
$t_1$	0.6 max.
$t_2$	4.0max.


Unit:mm

Type Code	"34" (1812)
Α	3.6 +/- 0.3
В	4.9 +/- 0.3

CLASSFICATION	SPECIFICATIONS	No. 151S-ECJ-SV036E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 6 of 6
	Taped and Reeled Packaging Specifications	DATE 28 Apr, 2004

Fig. 6 Reel Dimension


# (a) $\phi$ 180mm Reel (Standard Reel)



Code	Dimension
Α	<i>φ</i> 180+0/-3.0
В	<i>φ</i> 60 +/- 0.5
С	13.0 +/- 0.5
D	21.0 +/- 0.8
Е	2.0 +/- 0.5
W	9.0 +/- 0.3
$W_1$	11.4 +/- 0.1

Unit : mm

# (b) $\phi$ 330mm Reel (Large size Reel)



Code	Dimension
Α	φ330 +/- 5.0
В	$\phi$ 50 min.
С	13.0 +/- 0.5
D	20 min.
Е	2.0 +/- 0.5
W	9.5 +/- 1.0
$W_1$	2.0 +/- 0.5

Unit : mm

# 单击下面可查看定价,库存,交付和生命周期等信息

>>Panasonic(松下)