Panasonic

Panasonic Semiconductor Singapore
A Division of Panasonic Semiconductor Asia Pte Ltd

Company Registration No. 197803125E 22, Ang Mo Kio Industrial Park 2, Singapore 569506. Tel: (65)64818811 Fax: (65)64816486

DOCUMENT COVER PAGE

Note: This cover page establishes the Doc No., Title and current status of the attached document

				SOUL
Dog No	SDSC-PSE-AN17822A	ssue Levei	Nev	Eff Date
Doc No.	3D3C-F3E-AN1/822A	1	2	28-MAR-05
Doc Title	Product Specifications for AN17822A	Total no. of pag (excluding this page)		17

Revision History

Issue	Rev	Eff Date	S/N	Page	Change Details	Remarks
1	1	16-DEC-04	1	-	Added this cover page.	
			2	7	Removed this page.	
			3	7A	Added this page for leadfree specification.	
			4	7A	Amended Outer Lead Surface Process &	
					Chip Mounting Method.	
	2	28-MAR-05	1	6	Removed physical product marking indications.	

Prepared Checked Approved Approved

Product Specifications





Structure	Silicon Monolithic Bipolar IC
Appearance	SIL-12 Pin Plastic Package (Power Type with Fin)
Application	Low Frequency Amplifier
Function	BTL 5.0W x 2ch Power Amplifier with Standby Function and Volume Function

A	Absolute Maximum Ratings				
No.	Item	Symbol	Ratings	Unit	Note
1	Storage Temperature	Tstg	-55 ~ +150	°C	1
2	Operating Ambient Temperature	Topr	-25 ~ +70	°C	1
3	Operating Ambient Pressure	Popr	$1.013 \times 10^5 \pm 0.61 \times 10^5$	Pa	
4	Operating Constant Acceleration	Gopr	9810	m/s²	
5	Operating Shock	Sopr	4900	m/s²	
6	Supply Voltage	Vec	14.4	V	2
7	Supply Current	Icc	2.0	Α	
8	Power Dissipation	Pd	1.92	W	Ta=70°C

Operating Supply Voltage Range	Vcc	3.5V ~ 13.5V
		A STATE OF THE PARTY OF THE PAR

Note 1: The temperature of all items shall be Ta = 25°C except storage temperature and operating ambient temperature.

Note 2: At no signal input

Eff. Date | Eff. Date |

QA

Prepared Checked Approved

Product Specifications

AN17822A



	<u> </u>									
В	B Electrical Characteristics			(Unless otherwise specified, the ambient temperature is 25°C ± 2 °C, Vcc = 8.0V, frequency = 1kHz and RL = 8 Ω)						
		Test G VIII		Limits			T 7 1.			
No	Item	Symbol	Cct.	l Conditions I		Conditions		Max	Unit	Note
1	Quiescent Circuit Current	$ m I_{CQ}$	1-1-1	Vin = 0V, Vol = 0V	-	45	100	mA		
2	Standby Current	I_{STB}	4	Vin = 0V, $Vol = 0V$	-	1	10	μΑ		
3	Output Noise Voltage	V_{NO}	1	$Rg = 10k\Omega$, $Vol = 0V$	-	0.25	0.4	mVrms	1	
4	Voltage Gain	G_{V}	**************************************	Po = 0.5W, Vol = 1.25V	39	41	43	dВ		
5	Total Harmonic Distortion	THD	*****	Po = 0.5W, Vol = 1.25V	-	0.20	0.5	%		
6	Maximum Power Output 1	Po1	Avenue Avenue de la constitución	THD = 10%, Vol = 1.25V	2.4	3.0		W		
7	Maximum Power Output 2	Po2		Vcc = 11V THD = 10%, Vol = 1.25V	4.0	5.0		W		
8	Ripple Rejection Ratio	RR	-	Rg = $10k\Omega$, Vol = $0V$ Vr = $0.5V$ rms, fr = $120Hz$	30	50	j	dB	1	
9	Output Offset Voltage	$ m V_{off}$	1	$Rg = 10k\Omega$, $Vol = 0V$	-200	0	200	mV		
10	Volume Attenuation Ratio	Att	1	Po = 0.5W, Vol = 0V	70	80	***	dB	1	
11	Channel Balance 1	CB1	1	Po = 0.5W, Vol = 1.25V	-1	0	1	dB		
12	Channel Balance 2	CB2	1	Po = 0.5W, Vol = 0.6V	-2	0	2	dΒ		
13	Middle Voltage Gain	G_{Vm}	1	$P_0 = 0.5W$, $Vol = 0.6V$	27.5	30.5	33.5	dB		
14	Channel Crosstalk	СТ	1	Po = 0.5W, Vol = 1.25V	40	55		dB		

Note 1) For this measurement, use the BPF = 15Hz ~ 30 kHz (12dB/OCT)

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				

	$ \iota$
Prepared /	Muxery +
Checked	Philip
Approved	Hicylia

Product Specification (Reference Data for Design)

(Reference Data for Design)

AN17822A



В	Electrical Charact	eristics \	e specified, the ambient temperature is $c = 8.0V$, frequency = 1kHz and RL = 8Ω)	
		-m1	Limite	

1								/	- 1
3. T	No Item Symbol Test Cct.		Test		Limits			¥ 114	
NO			Conditions	Min	Тур	Max	Unit	Note	
1	Standby pin current	Istb2	*****	$Vin = 0V, V_{STB} = 3.0V$	-	<u>.</u>	25	μΑ	
2	Volume pin current	Ivol	1	Vin = 0V, Vol = 0V	-12	-	-	μΑ	
3	Input Impedance	Zi	1	$Vin = \pm 0.3 V_{DC}$	24	30	36	kΩ	

Note) The above characteristics are reference values determined for IC design, but not guaranteed values for shipping inspection. If problems were to occur, counter measures will be sincerely discussed.

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003			_	·

FMSC-PSDA-002-01 REV 1

Semiconductor Company, Matsushita Electric Industrial Co., Ltd.

Prepared

Checked Approved


Product Specifications

AN17822A

Page No. 4

(Description of test circuit and test method)

Test Circuit 1



Note) If the standby pin is open or 0V, the IC is on standby state.

The IC is in the state of volume minimum if the Volume pin is ground.

The IC is in the state of volume maximum if the Volume pin is open.

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				

Product Specifications


AN17822A



e No.

5

Circuit Function Block Diagram



Pin Descriptions

Pin No.	Description	Pin No.	Description
1	Vcc	7	GND (Input)
2	Ch.1 Output (+)	8	Ch.2 Input
3	GND (Ch. 1 Output)	9	Volume
4	Ch.1 Output (-)	10	Ch.2 Output (-)
5	Standby	11	GND (Ch.2 Output)
6	Ch.1 Input	12	Ch.2 Output (+)

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				

Prepared Lim Fuey Sheen
Checked Kenneth Law
Approved Yasuo Higuchi

Product Specifications

AN17822A




12-SIL(FP)

Package Name

FP-12S

Unit: mm




*2

Eff. Date	Eff. Date	Eff. Date	Eff. Date
24-DEC-2003	-	28-MAR-05	

Prepared	Lim Fuey Sheen
Checked	Kenneth Law
Approved	Yasuo Higuchi

Product Specifications (Leadfree) AN17822A



(Structure Description)


Chip surface passivation	SiN,	PSG,	Others ()	1
Lead frame material	Fe group,	Cu group,	Others ()	2,6
Inner lead surface process	(Ag plating,	Au plating,	Others ()	2
Outer lead surface process	Solder plating	(98Sn-2Bi), Solder dip	, Others ()	6
Chip mounting method	Ag paste,	Au-Si alloy, Solder (9	95.5Pb-2.5Ag-2Sn)	**	3
Wire bonding method	Thermalsonic	bonding,	Others ()	4
Wire material	Au,		Others ()	4
Mold material	Epoxy,		Others ()	5
Molding method	Transfer mold	Multiplunger mold,	Others ()	5
Fin material	Cu group,		Others ()	7

Package FP-12S

*1

*1

**Under RoHS exemption clause, Lead (Pb) in high melting temperature type solder (i.e. tin-lead solder alloys containing more than 85% of lead), is exempted until 2010.



Prepared Checked Approved


Product Specification (Technical Data)

8

AN17822A

 $\begin{pmatrix}
Rth(j-c) = 2^{\circ}C/W \\
Rth(j-a) = 41.7^{\circ}C/W
\end{pmatrix}$

FP-12S Package Power Dissipation



24-DEC-2003 FMSC-PSDA-002-01 REV 1

Eff. Date

Eff. Date

Semiconductor Company, Matsushita Electric Industrial Co., Ltd.

Eff. Date

Eff. Date

	——————————————————————————————————————	9	APPROVE	D.
	pared /	Product Specifica (Technical Data)	ationx Ref No. 19	SUE ²
Che	cked (fall)	AN17822	A (0.7)	17
App	roved Higgs	ANITOZZA	A no.	9
	Functions	Adjacent Circuitry	Descriptions	DC Bias (V)
1	VCC		This is the power supply pin.	Typ 8V
2	Channel 1 Output(+)	Pre Amp Driver Cct 2 336 Vcc/2	This is the positive output terminal of channel 1.	Vcc/2
3	GND		Channel 1 Ground	0V
4	Channel 1 Output(-)	Pre Amp Driver Cct 4 336 Vcc/2 21K	This is the negative output terminal of channel 1.	Vcc/2
5	Standby	30K 30K 200 2.04K 50K 7)	Standby Control Pin Standby "ON" = 0V Standby "OFF" = 5V	Typ 5V
Eff.	Date Eff. D	te Eff. Date Eff. Date	I	
24-DE	C-2003		4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	

1 (2)		APPROVED
Prepared Prepared	Product Specificat	IONS THE NAME IS SUF-2
Checked Chart	(Technical Data)	Total Page 17
Approved 26:00	AN17822A	nocure ge No. 10

App	roved 26: Juli	AINI/OZZE	Document age No.	10
Pin No.	Functions	Adjacent Circuitry	Descriptions	DC Bias (V)
6	Channel 1 Input	Vref 30K	This is the channel 1 input terminal.	1.45V
7	GND		Input Ground	0V
8	Channel 2 Input	Vref 30K + 7	This is the channel 2 input terminal.	1.45V
9	Volume	1 9 400 9 12.425K	Volume Control Pin Volume "OFF" = 0V Max Volume = 1.25V	

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				

FMSC-PSDA-002-01 REV 1

Semiconductor Company, Matsushita Electric Industrial Co., Ltd.

Prepared Product Specifications (Technical Data) Checked AN17822A DOCKE No. Approved 11 DC Bias Pin **Functions** Adjacent Circuitry Descriptions (V) No. 10 Channel 2 This is the negative Vcc/2 Output(-) output terminal of channel 2. **Driver Cct** Pre Amp 21K ÖVcc/2 0V11 **GND** Channel 2 Ground. Vcc/2 12 Channel 2 This is the positive Output(+) output terminal of channel 2. **Driver Cct** Pre Amp 21K ŮVcc/2

FMSC-PSDA-002-01 REV 1

Eff. Date


24-DEC-2003

Eff. Date

Semiconductor Company, Matsushita Electric Industrial Co., Ltd.

Eff. Date

Eff. Date




Product Specification (Technical Data)

APPROVED XTERMALISSUE Toyl Page 17

AN17822A

os of the pocument of the pocu

Application Circuit



Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				

Product Specification (Technical Data)

4N17822A

TENAL ISSUE

13

Application Information

Supply Decoupling

To ensure a stable supply and achieve better ripple rejection, decoupling capacitors need to be connected to VCC. (Pin1)

Decoupling capacitors should have small Equivalent Series Resistance (ESR). This is to prevent resistive losses and introduction of undesirable phase shift to internal circuits.

A ceramic capacitor of 100nF in parallel with a non-ceramic (Tantalum or Aluminum Electrolytic) capacitor of 470uF are suggested. This combination has a small ESR over a wide frequency range.




FIG 1. A Practical Capacitor

Although small in size and ESR, large valued ceramic capacitor is not advisable to use. Current surges during power ON/OFF might store energy in the inductances of the power leads; and a large voltage spike could be created when the stored energy is transferred from the inductances to the ceramic capacitor. The amplitude of the spike could exceed twice the supply voltage.




FIG 2. Standby Circuits

Standby Operation

Standby pin should be connected with carefully selected components in order to avoid "Pop Noise" during Standby ON/OFF transient.

The 68k resistor and 10uF capacitor pair can delay the rising of voltage at Pin5 to reach the Standby threshold. When Standby is switching on together with supply, this delay would be very useful to ensure no "Pop Noise".

If the Standby voltage is provided by a microcontroller, the suppression of "Pop" could even be better.

The microcontroller can set a delay of 100-200ms between the supply and Standby ON/OFF.

The 68k and 270k resistor also form a voltage divider, which determines the Standby threshold.




FIG 3. Standby ON/OFF Logic

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				

FMSC-PSDA-002-01 REV 1

Semiconductor Company, Matsushita Electric Industrial Co., Ltd.

Prepared Checked Approved Approved

Product Specifications (Technical Data)

(Technical Data)
AN17822A

Ref No LISSUE

on the age No. 14

Power Dissipation and Heat Sink

Before start of the discussion, a few terms have to be defined.

PD: Power Dissipation

TJ: Junction Temperature

Tc: Case Temperature
Ta: Ambient Temperature

θυς: Thermal Resistance (Junction to Case)

 θ_{CA} : Thermal Resistance

(Case to Ambient, normally of heat sink)




FIG 4. Simplified Illustration of IC and Heat Sink Attached

The following two equations represent the relations of these terms.

$$(T_J - T_C) / \theta_{JC} = P_D$$

$$(T_C - T_A) / \theta_{CA} = P_D'$$
 (2)

For reliable, long-term, continuous operation, junction temperature should not exceed 125°C and θ_{JC} for FP-12S package is 2°C/W. Put these values in Equation 1. After specify the PD, Tc can be determined.

(1)

Assume no heat loss at the casing, i.e. all power is dissipated to the ambient through heat sink, which is quite true. So PD = PD'. Since Tc is also known, one can determine the following using Equation 2:

- a) The rating of heat sink for specific maximum operating ambient temperature, or
- b) The maximum operating ambient temperature for specific heat sink rating.

A more general equation can be used for rough calculation.

$$(T_J - T_A) / \theta_{JA} = P_D$$
 (3)

$$\theta_{JA} = \theta_{CA} + \theta_{JC}$$
 (4)

In this case, θ_{JA} is total thermal resistance of the heat sink and IC package. Therefore, for specified power dissipation, either heat sink rating or maximum operating ambient temperature can be decided if the other is known.

Take note that it's essential to know PD value before hand in order to work out other quantities. PD calculation is as shown.

$$PD = VCC \times ICC - PO_{TOTAL}$$
 (5)

Vcc: DC supply voltage

Icc: RMS value of IC current Po_total: Total output power

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				

Prepared Checked Approved

Product Specification (Technical Data)

(Technical Data)
AN17822A

RETURN ISSUE

Page No.

15




FIG 5. Input DC Decoupling

Input DC Decoupling

Before the input signal reaches differential amplifier stage, its DC component should be removed.

The capacitor of 1uF pass only AC signal and the 10k resistor forms a DC path to ground.

The 1nF capacitor in parallel to the 10k resistor is optional and it serves to filter out high frequency noise at the input.

Output Zobel Network

It should be noted that this device is designed such that the Zobel network (RC pair) at the output pins is not necessary for stable operation.

In practical application, the Zobel network may be applied optionally for two reasons:

- a) Ensuring stability for different PCB layout and speaker types.
- b) Ability to withstand to high ESD levels.




FIG 6. Output Zobel Network

Е	ff. Date	Eff. Date	Eff. Date	Eff. Date	
24-I	DEC-2003				

Product Specifications (Technical Data)

AN17822A

e No.

16


PCB Layout

Good PCB layout can improve chip's performances.

To reduce stray capacitances at the inputs and outputs, external components are to be placed as close to the pins as possible.

PCB traces conducting huge current, such as those connected to supply or outputs, should be kept short and wide. This will keep inductances low and resistive loss to a minimum.

The Layout of test board is as shown below.



Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				

Product Specification

TERNAL ISSUE

AN17822A

ounter Page No.

17

(Precautions for use)

Approved

- 1. Make sure that the IC is free of any pin short-circuiting, ground short-circuiting, pin shift and reverse insertion.
- 2. Ground the radiation fin so that there will be no difference in electric potential between the radiation fin and ground.
- 3. The thermal protection circuit operates at a Tj of approximately 150°C. The thermal protection circuit is reset automatically when the temperature drops.
- 4. Make sure that the heat radiation design is effective enough if the Vcc is comparatively high or the IC operates high output power.
- 5. Connect only ground pin for signal sources to the signal GND pin of the amplifier on the previous stage.

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				

单击下面可查看定价,库存,交付和生命周期等信息

>>Panasonic(松下)