

37V / 4.0A Microstepping Motor Driver

FEATURES

- Built-in decoder for micro steps (2-phase, half step, 1-2 phase, W1-2 phase ,2W1-2 phase, and 4W1-2 phase excitation)
→ Stepping motor can be driven by only external clock signal
- Interface: Clock (Rising edge detection and both edge detection)
- PWM can be driven by built-in CR (2-value can be selected during PWM OFF period.)
→ The selection of PWM OFF period enables the best PWM drive.
- Mix Decay control (4-value can be selected for Fast Decay ratio)
→ Mix Decay control can improve accuracy of motor current waveform.
- Built-in over-current protection (OCP)
→ If the current flows to motor output more than the setup value due to ground-fault etc., the OCP operates and all motor outputs are turned OFF.
- Built-in under voltage lockout (UVLO)
→ If supply voltage falls to less than the operating supply voltage range, the UVLO operates and all motor outputs are turned OFF.
- Built-in thermal protection (TSD)
→ If chip junction temperature rises and reaches to the setup temperature, all motor outputs are turned OFF.
- Built-in abnormal detection output function (NFAULT)
→ If OCP or TSD operates, an abnormal detection signal is output.

- Built-in standby function
→ The operation of standby function can lower current consumption of this LSI.
- Built-in reset function
→ Motor current state is initialized by the operation of a reset function.
- Built-in 3.3 V power supply (accuracy : ±3%)
- Built-in EMI reduction function
- Built-in malfunction prevention function when it don't input supply voltage
→ it prevents from malfunction and destruction when it input voltage to IF(ENABLE, RESET, ST1~ ST3, DIR, CLK1, CLK2, STBY, VREFA,VREFB)
- Built-in Home Position function
→ Home Position function can detect the position of motor.
- 56 pin Plastic Small Outline Package With Heat Sink (SOP Type)


APPLICATIONS

- LSI for stepping motor drives

DESCRIPTION

AN44183A is a two channel H-bridge driver LSI. Bipolar stepping motor can be controlled by a single driver LSI. Interface control is 1CLK type, 2 phase excitation, half- step, 1-2 phase excitation, W1-2 phase excitation ,2W1-2 phase excitation 4W1-2 phase excitation can be selected.


TYPICAL APPLICATION




Notes)
This application circuit is an example. The operation of mass production set is not guaranteed. You should perform enough evaluation and verification on the design of mass production set. You are fully responsible for the incorporation of the above application circuit and information in the design of your equipment.

Mix Decay effect for Motor current

【Fig1:Slow Decay】



【Fig2:Mix Decay(25%)】



Condition:
excitation mode : 4W1-2 phase drive
fig1 DECAY1=L DECAY2=L
fig2 DECAY1=L DECAY2=H

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	Note
Supply voltage	V_M	37	V	*1
Power dissipation	P_D	0.448	W	*2
Operating ambient temperature	T_{opr}	-20 ~ +85	°C	*3
Operating junction temperature	T_j	-20 ~ +150	°C	*3
Storage temperature	T_{stg}	-55 ~ +150	°C	*3
Output pin voltage (AOUT1~BOUT2)	V_{OUT}	37	V	*4
Motor drive current (AOUT1~BOUT2)	I_{OUT}	±4.0	A	*5
Flywheel diode current (AOUT1~BOUT2)	I_f	±4.0	A	*5
Input Voltage Range	V_{RCSA}, V_{RCSB}	2.5	V	—
	V_{VPUMP}	43	V	*6
	V_{BC2}	43	V	*6
	V_{VREFA}, V_{VREFB}	-0.3 to 6	V	—
	V_{STBY}	-0.3 to 6	V	—
	V_{CLK1}, V_{CLK2}	-0.3 to 6	V	—
	V_{ENABLE}	-0.3 to 6	V	—
	V_{RESET}	-0.3 to 6	V	—
	V_{PWMSW}	-0.3 to 6	V	—
	V_{DECAY1}, V_{DECAY2}	-0.3 to 6	V	—
	$V_{ST1-ST3}$	-0.3 to 6	V	—
	V_{DIR}	-0.3 to 6	V	—
	V_{TEST}	-0.3 to 6	V	—
Input Current Range	I_{VREG}	-1 to 0	mA	—
	I_{NFAULT}	0 to 2	mA	*7
	I_{TJMON}	0 to 1	mA	*7,*8
ESD	HBM (Human Body Model)	± 2	kV	—
	CDM (Charge Device Model)	± 1	kV	—

Notes). This product may sustain permanent damage if subjected to conditions higher than the above stated absolute maximum rating. This rating is the maximum rating and device operating at this range is not guaranteeable as it is higher than our stated recommended operating range.

When subjected under the absolute maximum rating for a long time, the reliability of the product may be affected.

*1 :The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.

*2 :The power dissipation shown is the value at $T_a = 85^\circ\text{C}$ for the independent (unmounted) LSI package without a heat sink. When using this LSI, refer to the PD- T_a diagram of the package standard and design the heat radiation with sufficient margin so that the allowable value might not be exceeded based on the conditions of power supply voltage, load, and ambient temperature.

ABSOLUTE MAXIMUM RATINGS (Continued)

- Notes) *3 :Except for the power dissipation, operating ambient temperature, and storage temperature, all ratings are for $T_a = 25^\circ\text{C}$.
- *4 :This is output voltage rating and do not apply input voltage from outside to these pins. Set not to exceed allowable range at any time.
- *5 :Do not apply external currents to any pin specially mentioned. For circuit currents, (+) denotes current flowing into the LSI and (–) denotes current flowing out of the LSI.
- *6 :External voltage must not be applied to this pin. Do not exceed the rated value at any time.
- *7 :This pin is connected to open drain circuit inside. Connect a resistor in series with power supply. Do not exceed the rated value at any time.
- *8 :Only in case TJMON voltage is Low-level (TEST = High-level input).

POWER DISSIPATION RATING

Package	θ_{JA}	PD(Ta=25°C)	PD(Ta=85°C)
HSOP056-P-0300F	79.5 °C/W *1	1572mW *1	818mW *1
	144.9 °C/W *2	863mW *2	448mW *2

Note). For the actual usage, please refer to the PD-Ta characteristics diagram in the package specification, supply voltage, load and ambient temperature conditions to ensure that there is enough margin follow the power and the thermal design does not exceed the allowable value.

*1: Mount On PWB[GlassEpoxy(1-layer):50X50X0.8t(mm)]

*2: Without PWB



CAUTION

Although this has limited built-in ESD protection circuit, but permanent damage may occur on it. Therefore, proper ESD precautions are recommended to avoid electrostatic damage to the MOS gates

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Typ.	Max.	Unit	Note
Supply voltage range	VM1,VM2	8	24	34	V	*1
Input Voltage Range	V_{VREFA}, V_{VREFB}	0.1	-	3.5	V	—
	V_{STBY}	0	-	5.5	V	—
	V_{CLK1}, V_{CLK2}	0	-	5.5	V	—
	V_{ENABLE}	0	-	5.5	V	—
	V_{RESET}	0	-	5.5	V	—
	V_{PWMSW}	0	-	5.5	V	—
	V_{DECAY1}, V_{DECAY2}	0	-	5.5	V	—
	$V_{ST1-ST3}$	0	-	5.5	V	—
	V_{DIR}	0	-	5.5	V	—
	V_{TEST}	0	-	5.5	V	—
External Constants	RCSA,RCSB	-	0.165	-	Ω	—
	C_{BC}	-	0.01	-	μF	—
	C_{VPUMP}	-	0.01	-	μF	—
	C_{VREG}	-	0.1	-	μF	—
Operating ambient temperature	T_a^{opr}	-20	-	85	°C	—
Operating junction temperature	T_j^{opr}	-	-	120	°C	—

Note) *1:The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.

ELECTRICAL CHARACTERISTICS

VM=24V, Ta = 25°C±2°C unless otherwise specified.

Parameter	Symbol	Conditions	Limits			Unit	Note
			Min	Typ	Max		
Output Drivers							
Upper-side output ON Resistance	R _{ONH}	I = -2.0 A	—	0.1	0.15	Ω	—
Lower-side output ON Resistance	R _{ONL}	I = 2.0 A	—	0.15	0.225	Ω	—
Flywheel diode forward voltage	V _{DI}	I = 2.0 A	0.5	1	1.5	V	—
Output leakage current	I _{LEAK}	V _M = 37 V, V _{RCS} = 0 V	—	—	10	μA	—
Supply current							
Supply current (Active)	I _M	ENABLE = Low, STBY = High	—	7.5	12.5	mA	—
Supply current (STBY)	I _{MSTBY}	STBY = Low	—	25	40	μA	—
I/O Block							
STBY High-level input voltage	V _{STBYH}	—	2.1	—	5.5	V	—
STBY Low-level input voltage	V _{STBYL}	—	0	—	0.8	V	—
STBY High-level input current	I _{STBYH}	STBY = 5 V	6	12.5	25	μA	—
STBY Low-level input current	I _{STBYL}	STBY = 0 V	-2	—	2	μA	—
PWMSW High-level input voltage	V _{PWMSWH}	—	2.3	—	5.5	V	—
PWMSW Low-level input voltage	V _{PWMSWL}	—	0	—	0.6	V	—
PWMSW High-level input current	I _{PWMSWH}	PWMSW = 5 V	36	73	146	μA	—
PWMSW Low-level input current	I _{PWMSWL}	PWMSW = 0 V	-60	-30	-15	μA	—
Logic input High-level input voltage	V _{LOGICH}	—	2.1	—	5.5	V	*1
Logic input Low-level input voltage	V _{LOGICL}	—	0	—	0.8	V	*1
Logic input High-level input current	I _{LOGIGH}	Logic input pin = 5 V	25	50	100	μA	*1
Logic input Low-level input current	I _{LOGICL}	Logic input pin = 0 V	-2	—	2	μA	*1
DECAY High-level input voltage	V _{DECAYH}	—	2.1	—	5.5	V	*2
DECAY Low-level input voltage	V _{DECAYL}	—	0	—	0.8	V	*2
DECAY High-level input current	I _{DECAYH}	DECAY = 5 V	12.5	25	50	μA	*2
DECAY Low-level input current	I _{DECAYL}	DECAY = 0 V	-2	—	2	μA	*2
CLK 1 maximum input frequency	f _{CLK1}	—	100	—	—	kHz	—
CLK 2 maximum input frequency	f _{CLK2}	—	50	—	—	kHz	—

Notes) *1 : Logic input pin represents CLK1, CLK2, ENABLE, DIR, ST1, ST2, ST3 and RESET.

*2 : DECAY represents DECAY1 and and DECAY2.

ELECTRICAL CHARACTERISTICS (continued)

VM=24V, Ta = 25°C±2°C unless otherwise specified.

Parameter	Symbol	Conditions	Limits			Unit	Note
			Min	Typ	Max		
Torque control block							
VREF input bias current	I_{VREF}	—	-1	—	1	μA	*3
VREF input voltage range	V_{VREF}	—	0.1	—	3.5	V	*3
PWM OFF time 1	T_{OFF1}	PWMSW = Low	16.8	28	39.2	μs	—
PWM OFF time 2	T_{OFF2}	PWMSW = High	9.1	15.2	21.3	μs	—
Pulse blanking time	T_B	VREF = 0 V	0.4	0.75	1.0	μs	—
Comp threshold	$V_{T_{CMP}}$	VREF = 3.3 V	640	660	680	mV	*4

Notes) *3 : VREF represents VREFA and VREFB.

*4 : $V_{T_{CMP}} = VREF \times 0.2$

ELECTRICAL CHARACTERISTICS (continued)

VM=24V, Ta = 25°C±2°C unless otherwise specified.

Parameter	Symbol	Conditions	Limits			Unit	Note
			Min	Typ	Max		
Reference voltage block							
Reference voltage	V_{VREG}	$I_{VREG} = 0 \text{ mA}$	3.21	3.3	3.39	V	—
Output impedance	Z_{VREG}	$I_{VREG} = -1 \text{ mA}$	—	—	10	Ω	—
Abnormal detection output block							
NFAULT pin output Low-level voltage	$V_{NFAULTL}$	$I_{NFAULT} = 1 \text{ mA}$	—	—	0.2	V	—
NFAULT pin output leak current	$I_{NFAULT(leak)}$	$V_{NFAULT} = 3.3 \text{ V}$	—	—	5	μA	—
Home Position block							
Input TEST= High TJMON pin output Low-level Voltage	V_{TJL}	$I_{TJMON} = 50 \mu\text{A}$	—	—	0.2	V	—
Input TEST= High TJMON pin output leak current	$I_{TJ(leak)}$	$V_{TJMON} = 3.3 \text{ V}$	—	—	5	μA	—
Test input block							
TEST High-level input voltage	V_{TESTH}	—	2.1	—	5.5	V	—
TEST Low-level input voltage	V_{TESTL}	—	0	—	0.8	V	—
TEST High-level input current	I_{TESTH}	TEST = 5 V	25	50	100	μA	—
TEST Low-level input current	I_{TESTL}	TEST = 0 V	-2	—	2	μA	—

ELECTRICAL CHARACTERISTICS (continued)

VM=24V, Ta = 25°C±2°C unless otherwise specified.

Parameter	Symbol	Conditions	Limits			Unit	Note
			Min	Typ	Max		
Output block							
Output slew rate 1	VT_r	At the rising edge of output voltage, sink side of motor current	—	300	—	V/μs	*5 *8
Output slew rate 2	VT_f	At the falling edge of output voltage, sink side of motor current	—	300	—	V/μs	*5 *8
Thermal shutdown protection							
Thermal shutdown protection operating temperature	TSD_{on}	—	—	150	—	°C	*6 *8
Under voltage lockout							
Protection start voltage	V_{UVLO1}	—	—	6.0	—	V	*8
Protection stop voltage	V_{UVLO2}	—	—	7.0	—	V	*8
Over current protection							
Protection start current	I_{OCP}	—	—	15	—	A	*7 *8

Notes) *5 : It represent the characteristics of AOUT1, AOUT2,BOUT1,BOUT2 .

*6 : TSD is a latch type protection

→ The protection operation starts at 150°C. (All motor outputs are turned off , and latched.)
/ The latch is released by Standby or RESET or UVLO.

*7 : OCP is a latch type protection


→ All motor outputs are turned off by over-current detection, and be latched. / The latch is released by Standby or RESET or UVLO.

In addition, All motor outputs are turned off at under UVLO.

*8 : Typical Value checked by design.

PIN CONFIGURATION

Top View



PIN FUNCTIONS


Pin No.	Pin name	Type	Description
1	RCSA	Input/Output	Phase A motor current detection
2	RCSA	Input/Output	Phase A motor current detection
3	N.C.	—	N.C.
4	N.C.	—	N.C.
5	N.C.	—	N.C.
6	N.C.	—	N.C.
7	N.C.	—	N.C.
8	AOUT2	Output	Phase A motor drive output 2
9	AOUT2	Output	Phase A motor drive output 2
10	AOUT1	Output	Phase A motor drive output 1
11	AOUT1	Output	Phase A motor drive output 1
12	BC1	Output	Capacitor connection 1 for charge pump
13	BC2	Output	Capacitor connection 2 for charge pump
14	VPUMP	Output	Charge pump circuit output
15	COM1	—	Die pad ground 1
16	VM1	Power supply	Power supply 1 for motor
17	N.C.	—	N.C.
18	ENABLE	Input	Enable / disable CTL
19	RESET	Input	RESET input
20	STBY	Input	Standby
21	NFAULT	Output	Abnormal detection output
22	VREFA	Input	Phase A Torque reference voltage input
23	VREFB	Input	Phase B Torque reference voltage input
24	VREG	Output	Internal reference voltage (output 3.3 V)
25	TEST	Input	Test mode setup
26	GND	Ground	Ground
27	N.C.	—	N.C.
28	N.C.	—	N.C.

PIN FUNCTIONS (continued)

Pin No.	Pin name	Type	Description
29	CLK1	Input	Clock input1(detection for rise edge)
30	CLK2	Input	Clock input2(detection for both edge)
31	ST3	Input	Excitation selection 3
32	ST2	Input	Excitation selection 2
33	ST1	Input	Excitation selection 1
34	N.C.	—	N.C.
35	N.C.	—	N.C.
36	N.C.	—	N.C.
37	DIR	Input	Rotation direction setup
38	PWMSW	Input	PWM OFF period selection input
39	N.C.	—	N.C.
40	N.C.	—	N.C.
41	VM2	Power supply	Power supply 2 for motor
42	COM2	—	Die pad ground 2
43	TJMON	Output	VBE monitor / Home Position output
44	DECAY1	Input	Mix Decay setup 1
45	DECAY2	Input	Mix Decay setup 2
46	BOUT2	Output	Phase B motor drive output 2
47	BOUT2	Output	Phase B motor drive output 2
48	BOUT1	Output	Phase B motor drive output 1
49	BOUT1	Output	Phase B motor drive output 1
50	N.C.	—	N.C.
51	N.C.	—	N.C.
52	N.C.	—	N.C.
53	N.C.	—	N.C.
54	N.C.	—	N.C.
55	RCSB	Input/Output	Phase B motor current detection
56	RCSB	Input/Output	Phase B motor current detection

Notes) Concerning detail about pin description, please refer to OPERATION and APPLICATION INFORMATION section.

FUNCTIONAL BLOCK DIAGRAM



Note) This block diagram is for explaining functions. Part of the block diagram may be omitted, or it may be simplified.

OPERATION

1. Control mode

1) Truth table (Excitation select)

DIR	ST1	ST2	ST3	Output excitation mode	
Low	Low	Low	Low	Phase B 90° delay to phase A	2-phase excitation drive (4-step sequence)
Low	Low	High	Low		Half step drive (8-step sequence)
Low	High	Low	Low		1-2 phase excitation drive (8-step sequence)
Low	High	High	Low		W1-2 phase excitation drive (16-step sequence)
Low	Low	—	High		2W1-2 phase excitation drive (32-step sequence)
Low	High	—	High		4W1-2 phase excitation drive (64-step sequence)
High	Low	Low	Low	Phase B 90° advance to phase A	2-phase excitation drive (4-step sequence)
High	Low	High	Low		Half step drive (8-step sequence)
High	High	Low	Low		1-2 phase excitation drive (8-step sequence)
High	High	High	Low		W1-2 phase excitation drive (16-step sequence)
High	Low	—	High		2W1-2 phase excitation drive (32-step sequence)
High	High	—	High		4W1-2 phase excitation drive (64-step sequence)

Note) Low : 0V~0.8V , High: 2.1V~5.5V

2) Truth table (Control / Charge pump circuit)

STBY	ENABLE	RESET	Control / Charge pump circuit	Logic	Output transistor
Low	—	—	OFF	reset	OFF
High	Low	High	ON	ON	OFF
High	High	Low	ON	reset	OFF
High	High	High	ON	ON	ON

Note) Input external signals to STBY pin in order to set STBY signal to High-level. Because, STBY pin cannot be set to High-level when it is connected to VREG.

Note) Low : 0V~0.8V , High: 2.1V~5.5V

3) Truth table (Decay selection)

DECAY1	DECAY2	Decay control
Low	Low	Slow Decay
Low	High	25%
High	Low	50%
High	High	100%

Note) The above rate is applied to Fast Decay every PWM OFF period.

Note) Low : 0V~0.8V , High: 2.1V~5.5V

Note) DECAY1 and DECAY2 can be set to Low by setting DECAY1 and DECAY2 to Open. However, it might change to High setting due to the noise. In case, DECAY1 pin and DECAY2 pin is shorted to GND.

4) Truth table (PWM OFF period selection)

PWMSW	PWM OFF period
Low	28.0 μs
High	15.2 μs

Note) Low : 0V~0.6V, High: 2.3V~5.5V

Note) As for PWMSW pin, it is prohibition that the use by OPEN.

In case it set PWMSW pin to High -level, short to VREG. In case it set PWMSW pin to Low -level, short to GND.

OPERATION (continued)

1. Control mode (continued)

5) Truth table (NFAULT output)

TSD	OCP	NFAULT	Output transistor
Thermal shutdown protection start	—	Low	OFF
—	Over-current detection start	Low	OFF
Thermal shutdown protection stop	Over-current detection stop	Hi-Z	ON

Notes)

- TSD is a latch type protection→ The protection operation starts at 150°C. (All motor outputs are turned off , and latched.)
The latch is released by Standby or RESET or UVLO.
- OCP is a latch type protection → All motor outputs are turned off by over-current detection, and be latched.
The latch is release by Standby or RESET or UVLO. In addition, All motor outputs are turned off at under UVLO.
- NFAULT is an open drain output → If it uses NFAULT pin ,connect the resistance between VREG and NFAULT pin.
The recommended value of resistance is 100kΩ. If it don't use NFAULT, it recommends open pins.

6) Truth table (TJMON output selection)

TEST	TJMON
Low	VBE monitor
High	Home Position output

Note) Low : 0V~0.8V , High: 2.1V~5.5V

2. About motor current setup

Motor current is represented by the following formula.


• motor current : $I_{motor} = (VREF \times 0.2) / RCS$ (current detection resistance)

3. About CLK signal for motor current

This LSI has rising edge detection pin(CLK1) and both edge detection pin(CLK2).

- when input clock signal to CLK1 pin (CLK2 = GND) : detection for rise edge
- when input clock signal to CLK2 pin (CLK1 = GND) : detection for both edge
- *It inhibit to input clock signal to both of CLK1 and CLK2.

Timing Diagram example at 1-2 phase excitation is shown as below.



OPERATION (continued)

4. Each phase current value

1) 1-2 phase, W1-2 phase, 2W1-2 phase, 4W1-2 phase DIR = Low

Note) The definition of Phase A, B current "100%" : $(VREF \times 0.2) / \text{Motor current detection resistance}$

1-2 phase (8 Step)	W1-2 phase (16 Step)	2W1-2 phase (32 Step)	4W1-2 phase (64 Step)	A phase current (%)	B phase current (%)	1-2 phase (8 Step)	W1-2 phase (16 Step)	2W1-2 phase (32 Step)	4W1-2 phase (64 Step)	A phase current (%)	B phase current (%)
1	1	1	1	70.7	-70.7	5	9	17	33	-70.7	70.7
—	—	—	2	77.3	-63.4	—	—	—	34	-77.3	63.4
—	—	2	3	83.1	-55.6	—	—	18	35	-83.2	55.6
—	—	—	4	88.2	-47.1	—	—	—	36	-88.2	47.1
—	2	3	5	92.4	-38.3	—	10	19	37	-92.4	38.3
—	—	—	6	95.7	-29.0	—	—	—	38	-95.7	29.0
—	—	4	7	98.1	-19.5	—	—	20	39	-98.1	19.5
—	—	—	8	99.5	-9.8	—	—	—	40	-99.5	9.8
2	3	5	9	100	0	6	11	21	41	-100	0
—	—	—	10	99.5	9.8	—	—	—	42	-99.5	-9.8
—	—	6	11	98.1	19.5	—	—	22	43	-98.1	-19.5
—	—	—	12	95.7	29.0	—	—	—	44	-95.7	-29.0
—	4	7	13	92.4	38.3	—	12	23	45	-92.4	-38.3
—	—	—	14	88.2	47.1	—	—	—	46	-88.2	-47.1
—	—	8	15	83.1	55.6	—	—	24	47	-83.1	-55.6
—	—	—	16	77.3	63.4	—	—	—	48	-77.3	-63.4
3	5	9	17	70.7	70.7	7	13	25	49	-70.7	-70.7
—	—	—	18	63.4	77.3	—	—	—	50	-63.4	-77.3
—	—	10	19	55.6	83.2	—	—	26	51	-55.6	-83.2
—	—	—	20	47.1	88.2	—	—	—	52	-47.1	-88.2
—	6	11	21	38.3	92.4	—	14	27	53	-38.3	-92.4
—	—	—	22	29.0	95.7	—	—	—	54	-29.0	-95.7
—	—	12	23	19.5	98.1	—	—	28	55	-19.5	-98.1
—	—	—	24	9.8	99.5	—	—	—	56	-9.8	-99.5
4	7	13	25	0	100	8	15	29	57	0	-100
—	—	—	26	-9.8	99.5	—	—	—	58	9.8	-99.5
—	—	14	27	-19.5	98.1	—	—	30	59	19.5	-98.1
—	—	—	28	-29.0	95.7	—	—	—	60	29.0	-95.7
—	8	15	29	-38.3	92.4	—	16	31	61	38.3	-92.4
—	—	—	30	-47.1	88.2	—	—	—	62	47.1	-88.2
—	—	16	31	-55.6	83.2	—	—	32	63	55.6	-83.2
—	—	—	32	-63.4	77.3	—	—	—	64	63.4	-77.3

OPERATION (continued)

4. Each phase current value (continued)

2) 1-2 phase, W1-2 phase, 2W1-2 phase, 4W1-2 phase DIR = High



Note) The definition of Phase A, B current "100%" : $(VREF \times 0.2) / \text{Motor current detection resistance}$

1-2 phase (8 Step)	W1-2 phase (16 Step)	2W1-2 phase (32 Step)	4W1-2 phase (64 Step)	A phase current (%)	B phase current (%)	1-2 phase (8 Step)	W1-2 phase (16 Step)	2W1-2 phase (32 Step)	4W1-2 phase (64 Step)	A phase current (%)	B phase current (%)
1	1	1	1	70.7	-70.7	5	9	17	33	-70.7	70.7
—	—	—	2	63.4	-77.3	—	—	—	34	-63.4	77.3
—	—	2	3	55.6	-83.1	—	—	18	35	-55.6	83.1
—	—	—	4	47.1	-88.2	—	—	—	36	-47.1	88.2
—	2	3	5	38.3	-92.4	—	10	19	37	-38.3	92.4
—	—	—	6	29.0	-95.7	—	—	—	38	-29.0	95.7
—	—	4	7	19.5	-98.1	—	—	20	39	-19.5	98.1
—	—	—	8	9.8	-99.5	—	—	—	40	-9.8	99.5
2	3	5	9	0	-100	6	11	21	41	0	100
—	—	—	10	-9.8	-99.5	—	—	—	42	9.8	99.5
—	—	6	11	-19.5	-98.1	—	—	22	43	19.5	98.1
—	—	—	12	-29.0	-95.7	—	—	—	44	29.0	95.7
—	4	7	13	-38.3	-92.4	—	12	23	45	38.3	92.4
—	—	—	14	-47.1	-88.2	—	—	—	46	47.1	88.2
—	—	8	15	-55.6	-83.1	—	—	24	47	55.6	83.1
—	—	—	16	-63.4	-77.3	—	—	—	48	63.4	77.3
3	5	9	17	-70.7	-70.7	7	13	25	49	70.7	70.7
—	—	—	18	-77.3	-63.4	—	—	—	50	77.3	63.4
—	—	10	19	-83.1	-55.6	—	—	26	51	83.1	55.6
—	—	—	20	-88.2	-47.1	—	—	—	52	88.2	47.1
—	6	11	21	-92.4	-38.3	—	14	27	53	92.4	38.3
—	—	—	22	-95.7	-29.0	—	—	—	54	95.7	29.0
—	—	12	23	-98.1	-19.5	—	—	28	55	98.1	19.5
—	—	—	24	-99.5	-9.8	—	—	—	56	99.5	9.8
4	7	13	25	-100	0	8	15	29	57	100	0
—	—	—	26	-99.5	9.8	—	—	—	58	99.5	-9.8
—	—	14	27	-98.1	19.5	—	—	30	59	98.1	-19.5
—	—	—	28	-95.7	29.0	—	—	—	60	95.7	-29.0
—	8	15	29	-92.4	38.3	—	16	31	61	92.4	-38.3
—	—	—	30	-88.2	47.1	—	—	—	62	88.2	-47.1
—	—	16	31	-83.1	55.6	—	—	32	63	83.1	-55.6
—	—	—	32	-77.3	63.4	—	—	—	64	77.3	-63.4



OPERATION (continued)

5. Each phase current value (Timing chart)

- 1) 2-phase excitation drive (4-step sequence)
(ST1 = Low, ST2 = Low, ST3 = Low)




- 2) Half step drive (8-step sequence)
(ST1 = Low, ST2 = High, ST3 = Low)



OPERATION (continued)

5.Each phase current value (Timing chart) (continued)



- 3) 1-2-phase excitation (8-step sequence)
(ST1 = High, ST2 = Low, ST3 = Low)



OPERATION (continued)

5. Each phase current value (Timing chart) (continued)



- 4) W1-2-phase excitation (16-step sequence)
(ST1 = High, ST2 = High, ST3 = Low)



OPERATION (continued)

5. Each phase current value (Timing chart) (continued)


- 5) 2W1-2-phase excitation (32-step sequence)
(ST1 = Low , ST3 = High)



OPERATION (continued)

5. Each phase current value (Timing chart) (continued)


- 6) 4W1-2-phase excitation (64-step sequence)
(ST1 = High , ST3 = High)



OPERATION (continued)

5. Each phase current value (Timing chart) (continued)


6) 4W1-2-phase excitation (64-step sequence) (continued)
 (ST1 = High , ST3 = High)



OPERATION (continued)


6. Timing chart when DIR switches

(Example 1) Timing chart at 1-2-phase excitation (DIR : Low → High)



When DIR switches, the state before switching is kept and operates continuously.

(Example 2) Timing chart at 1-2-phase excitation (DIR : High → Low)



When DIR switches, the state before switching is kept and operates continuously.

OPERATION (continued)


7. Home Position function (TEST = High)

This LSI has built-in Home Position function to reduce the displacement of motor current state at the change of excitation mode during motor drive. Low-level voltage is output to TJMON pin at the timing when the displacement of motor current state doesn't occur at the change of excitation mode. The timing when Low-level voltage is output to TJMON pin is as follows. The Home Position function becomes valid by setting TEST pin to High.


Connect pull-up resistor to power supply (recommendation : VREG), because TJMON pin are composed by open drain circuit. The recommended value of pull-up resistor is 100 kΩ.

•Home Position output timing chart (DIR= Low)

1) 2-phase excitation drive





2) Half step drive



OPERATION (continued)

7. Home Position function (TEST = High) (continued)

• Home Position output timing chart (DIR= Low) (continued)




OPERATION (continued)

7. Home Position function (TEST = High) (continued)

• Home Position output timing chart (DIR= Low) (continued)

5) 2W1-2-phase excitation drive




OPERATION (continued)

7. Home Position function (TEST = High) (continued)

• Home Position output timing chart (DIR= Low) (continued)

6) 4W1-2-phase excitation drive



OPERATION (continued)


8. Default of motor current state

The defaults of motor current state after the releases of UVLO ,RESET and standby in each excitation mode are as follows.

Table Default position of each excitation mode


Excitation mode	Default electrical angle*
2-phase excitation (4-step)	-45°
Half step (8-step)	-45°
1-2 phase excitation (8-step)	-45°
W1-2 phase excitation (16-step)	-45°
2W1-2 phase excitation (32-step)	-45°
4W1-2 phase excitation (64 step)	-45°

*Definition of electric angle
 Electric angle is defined as 0° on the conditions of AOUT1 current = 100% and BOUT1 current = 0%.
 It is defined at DIR = Low as "+" direction.
 It is defined at DIR = High as "-" direction.



9. CLK input signal and DIR/ST1/ST2/ST3 input signal

The set/hold time of CLK* and DIR and ST1/ST2/ST3 input signals, CLK* input minimum pulse width (High/Low) are as follows. Input signals after securing set/hold time.



Period	Contents	Time
A	CLK* input minimum pulse width (High)	10us or more
B	CLK* input minimum pulse width (Low)	10us or more
C	DIR/ST1/ST2/ST3 set time	2us or more
D	DIR/ST1/ST2/ST3 hold time	2us or more

Notes) * : CLK represents CLK1 and CLK2.


OPERATION (continued)

10. CLK input at ENABLE = Low


As the below figure (Ex. 1-2 phase excitation), when inputting CLK* at the time of motor stop and ENABLE = Low (all motor outputs OFF → Motor current = 0 A), the setup value of motor current will proceed at CLK* input. Therefore, in case of restart at ENABLE = High, take notice that the position of restart is where the current state just before motor stop gains CLK* input. For IBOU the operation is same as the below.

Notes) * :CLK represents CLK1 and CLK2.

Example) 1-2 phase excitation



In spite of stop at state[5] , because CLK* is input at ENABLE = Low, the motor will restart after ENABLE = High at state [2].




In spite of stop at state [5] , because CLK* is not input at ENABLE = Low, the motor will restart after ENABLE = High at state [5] just before stop.

OPERATION (continued)

11.Restart by RESET = High

As the below figure (Ex.1-2 phase drive excitation), In case of RESET=Low ,Logic circuit is initialize and motor stop (all motor outputs OFF→Motor current = 0A).Therefore, in case of restart at RESET = High, take notice that the position of restart is default position. Refer to page 28 for the default position of each excitation mode .

Ex.) 1-2 phase drive excitation (DIR= Low)



APPLICATIONS INFORMATION

1. Notes

1) Pulse blanking time

This LSI has pulse blanking time (0.75 μs/Typ. value) to prevent erroneous current detection caused by noise. Therefore, the motor current value will not be less than current determined by pulse blanking time. Pay attention at the time of low current control. The relation between pulse blanking time and minimum current value is shown as Figure 1. In addition, increase-decrease of motor current value is determined by L value, wire wound resistance, induced voltage and PWM on Duty inside a motor.




Figure 1. RCS current waveform

2) VREF voltage

When VREF* voltage is set to Low-level, erroneous detection of current might be caused by noise because threshold of motor current detection comparator becomes low (= VREF/5 × motor current ratio [%]). Use this LSI after confirming no misdetection with setup VREF* voltage. Measures such as adding capacity are recommended, if the VREF* voltage is not stabilized due to the noise. The recommended value of capacity is 0.01 μF. (* : A or B)

3) Notes on interface, DECAY1, DECAY2, PWMSW, TEST

Absolute maximum of Pin 18 to 20, Pin 22 to 23, Pin 25, Pin 29 to 33, Pin 37 to 38 and Pin 44,45 is -0.3 V to 6 V. When the setup current for a motor is large and lead line of GND is long, GND pin potential might rise. Take notice that above-mentioned pin potential is negative to difference in potential between GND pin reference and above-mentioned pin in spite of inputting 0 V to the above-mentioned pin. At that time, pay attention allowable voltage range must not be exceeded.

(*Interface pin: ENABLE, RESET, ST1~3, DIR, CLK1, CLK2, STBY, VREFA, VREFB)

4) Notes on ENABLE, RESET, ST1~3, DIR

In case it set ENABLE, RESET, ST1~3, DIR pin to High -level, short above-mentioned pins to VREG or input external High-level signal. In case it set ENABLE, RESET, ST1~3, DIR pin to Low -level, short above-mentioned pins to GND.

5) Notes on DECAY1 and DECAY2 and PWMSW

DECAY1 and DECAY2 and PWMSW are not interface pin. As for the High/Low setting of DECAY1, DECAY2, PWMSW, it is recommended to short to GND or VREG. DECAY1 and DECAY2 can be set to Low by setting DECAY1 and DECAY2 to Open. However, it might change to High setting due to the noise. In case, DECAY1 pin and DECAY2 pin is shorted to GND.

As for PWMSW pin, it is prohibition that the use by OPEN.

In case it set PWMSW pin to High -level, short to VREG. In case it set PWMSW pin to Low -level, short to GND.

6) Notes on test mode

When inputting voltage of above 0.8 V and below 2.1 V to TEST (Pin 25), this LSI might become test mode. When disturbance noise etc. makes this LSI test mode, motor might not operate normally. Therefore, use this LSI on condition that TEST pin is shorted to GND or VREG at normal motor operation.

7) Notes on N.C. pin

It recommends connecting N.C. pin to GND.

APPLICATIONS INFORMATION (continued)

1. Notes (continued)

8) Notes on Standby mode release / Under-voltage lockout release

This LSI has all motor outputs OFF period of about 400 μs (typ) owing to release of Standby and UVLO (Refer to the below figure).

This is why restart from Standby and UVLO after charge pump voltage rises sufficiently because charge pump operation stops at Standby and UVLO.

When the charge pump voltage does not rise sufficiently during all motor outputs OFF period due to that capacitance between VPUMP and GND becomes large etc., the LSI might overheat and it might not operate normally. In this case, release Standby and UVLO at ENABLE = Low-level, and restart at ENABLE = High-level after the charge pump voltage rises sufficiently.


Moreover, take notice that state of motor current becomes default position after the release of Standby and UVLO operation following as P28 OPERATION No.8.

In the case of RESET = High, After all motor outputs OFF period, the ground-fault detection period is set to about 6 μs in order to detect the ground-fault of motor output before motor is turned on.

All the upper side power MOS are turned on during the above ground fault detection period, and then whether the ground-fault occurs or not is checked. (Refer to the following contents.)


If the ground-fault is detected at that time, all motor outputs are turned off, and motor drive stops.

[At Standby release (RESET= High)]



*In the case of RESET= Low, ground-fault detection period after all motor outputs OFF period does not exist.

[At under-voltage lockout release (RESET= High)]



*In the case of RESET= Low, ground-fault detection period after all motor outputs OFF period does not exist.

APPLICATIONS INFORMATION (continued)

1. Notes (continued)

9) Notes on RCS line

Take consideration in the below figure and the points and design PCB pattern.

(1) Point 1


Design so that the wiring to the current detection pin (RCSA/RCSB pin) of this LSI is thick and short to lower impedance. This is why current can not be detected correctly owing to wiring impedance and current might not be supplied to a motor sufficiently.

(2) Point 2

Design so that the wiring between current detection resistor and connector GND (the below figure Point 2) is thick and short to lower impedance. As the same as Point 1, sufficient current might not be supplied due to wiring impedance. In addition, if there is a common impedance on the side of GND of RCSA/RCSB, peak detection might be erroneous detection. Therefore, install the wiring on the side of GND of RCSA/RCSB independently.

(3) Point 3

Connect GND pin of this LSI to the connector on PCB independently. Separate the wiring removed current detection resistor of large current line (Point 2) from GND wiring and make these wirings one-point shorted at the connector as the below figure. That can make fluctuation of GND minimum.



10) Note of a substrate pattern design

A high current flows into the LSI. Therefore, the common impedance of PCB can not be ignored. Take the following points into consideration and design the PCB pattern for a motor. Because the wiring connecting to VM1 (Pin 16) and VM2 (Pin 41) of this LSI is high-current, it is easy to generate noise at time of switching by wiring L. That might cause malfunction and destruction (Figure 2). As Figure 3, the escape way of the noise is secured by connecting a capacitor to the connector close to the VM pin of the LSI. This makes it possible to suppress the fluctuation of direct VM pin voltage of the LSI. Make the setting as shown in Figure 3 as much as possible.




Figure 2. No recommended pattern





Figure 3. Recommended pattern

APPLICATIONS INFORMATION (continued)

1. Notes (continued)

11) LSI junction temperature

In case of measuring chip temperature of this LSI, measure the voltage of TJMON pin (Pin 43) and estimate the chip temperature from the data below. However, because this data is technical reference data, conduct a sufficient reliability test of the LSI and evaluate the product with the LSI incorporated.



12) Power-on and Supply voltage change


When supplying to VM pin (Pin 16, 41) or raising supply voltage, set the rise speed of VM voltage to less than 0.1 V/μs . If the rise speed of supply voltage is too rapid, it might cause error of operation and destruction of the LSI. If the rise speed of VM voltage is more rapid than 0.1V/μs, conduct a sufficient reliability test and also check a sufficient evaluation for a product.

In addition, rise the VM supply voltage in an ENABLE = Low state when change VM supply voltage from low voltage to high voltage within the operating supply voltage range.

Since there is not the all motor outputs OFF period shown in P32 APPLICATIONS INFORMATION 8) for the supply voltage change within the operating supply voltage range, the VPUMP voltage is in a low voltage state due to not following to VM supply voltage change enough, and this LSI might not operate normally.

Therefore, restart this LSI by setting ENABLE to High after the VPUMP voltage rises enough.

In addition, it is recommended to fall VM voltage in motor stop state (ENABLE = Low or STBY = Low) for the stable fall of supply voltage.




13) Over-current protection function

This LSI has over-current protection (OCP) circuit to protect from the ground-fault etc. of the motor output. When motor current more than setting value flows to power MOS for about 5 μs (Typ.) due to the ground-fault, all motor outputs are turned OFF by latch operation. OCP is canceled by STBY = Low or RESET = Low or UVLO (Under-voltage lockout) operation. However, the OCP circuit do not guaranteed the protection circuit of set. Therefore, do not use the OCP function of this LSI to protect a set. Note that this LSI might break before the protection function operates when it instantaneously exceeds the safe operation area and the maximum rating. When the inductor element is large due to the length of wiring at ground-fault, note that this LSI might break. Because the motor output voltage falls on a negative voltage or excessively rises after motor current excessively flows to motor outputs.

PACKAGE INFORMATION (Reference Data)

Package Code : HSOP056-P-0300F

unit : mm



Body Material	: Br/Sb Free Epoxy Resin
Lead Material	: Cu Alloy
Lead Finish Method	: Pd Plating

■ IMPORTANT NOTICE

1. When using the LSI for new models, verify the safety including the long-term reliability for each product.
2. When the application system is designed by using this LSI, please confirm the notes in this book. Please read the notes to descriptions and the usage notes in the book.
3. Please use this product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Our company shall not be held responsible for any damage incurred as a result of our LSI being used by our customers, not complying with the applicable laws and regulations.
4. Pay attention to the direction of LSI. When mounting it in the wrong direction onto the PCB (printed-circuit-board), it might emit smoke or ignite.
5. Pay attention in the PCB (printed-circuit-board) pattern layout in order to prevent damage due to short circuit between pins. In addition, refer to the Pin Description for the pin configuration.
6. Perform a visual inspection on the PCB before applying power, otherwise damage might happen due to problems such as a solder-bridge between the pins of the semiconductor device. Also, perform a full technical verification on the assembly quality, because the same damage possibly can happen due to conductive substances, such as solder ball, that adhere to the LSI during transportation.
7. Take notice in the use of this product that it might be damaged or occasionally emit smoke when an abnormal state occurs such as output pin-VM short (Power supply fault), output pin-GND short (Ground fault), or output-to-output-pin short (load short).

Especially, for the pins below, take notice Power supply fault, Ground fault, short to motor current detection pin, load short and short between the pin.

- Motor drive output pin (Pin 8, 9, 10, 11, 46, 47, 48, 49)
- Motor current detection pin (Pin 1, 2, 55, 56)
- Charge pump circuit pin (Pin 12, 13, 14)
- Power supply (Pin 16, 41)

Safety measures such as an installation of fuses are recommended because the extent of the above-mentioned damage and smoke emission will depend on the current capability of the power supply..

8. This LSI is intended to be used for general electronic equipment.
Consult our sales staff in advance for information on the following applications: Special applications in which exceptional quality and reliability are required, or if the failure or malfunction of this LSI may directly jeopardize life or harm the human body. Any applications other than the standard applications intended.
 - (1) Space appliance (such as artificial satellite, and rocket)
 - (2) Traffic control equipment (such as for automobile, airplane, train, and ship)
 - (3) Medical equipment for life support
 - (4) Submarine transponder
 - (5) Control equipment for power plant
 - (6) Disaster prevention and security device
 - (7) Weapon
 - (8) Others : Applications of which reliability equivalent to (1) to (7) is required

Our company shall not be held responsible for any damage incurred as a result of or in connection with the LSI being used for any special application, unless our company agrees to the use of such special application.
9. This LSI is neither designed nor intended for use in automotive applications or environments unless the specific product is designated by our company as compliant with the ISO/TS 16949 requirements.
Our company shall not be held responsible for any damage incurred by customers or any third party as a result of or in connection with the LSI being used in automotive application, unless our company agrees to such application in this book.
10. The protection circuit is for maintaining safety against abnormal operation. Therefore, the protection circuit should not work during normal operation.
Especially for the thermal protection circuit, if the area of safe operation or the absolute maximum rating is momentarily exceeded due to output pin to VM short (Power supply fault), or output pin to GND short (Ground fault), the LSI might be damaged before the thermal protection circuit could operate.
11. Unless specified in the product specifications, make sure that negative voltage or excessive voltage are not applied to the pins because the device might be damaged, which could happen due to negative voltage or excessive voltage generated during the ON and OFF timing when the inductive load of a motor coil or actuator coils of optical pick-up is being driven.
12. Product which has specified ASO (Area of Safe Operation) should be operated in ASO
13. Verify the risks which might be caused by the malfunctions of external components.
14. Connect the metallic plate (fin) on the back side of the LSI to the GND potential. The thermal resistance and electrical characteristics are guaranteed only when the metallic plate (fin) is connected with the GND potential.

■ IMPORTANT NOTICE (continued)

15. Confirm characteristics fully when using the LSI. Secure adequate margin after considering variation of external part and this LSI including not only static characteristics but transient characteristics. Especially, Pay attention that abnormal current or voltage must not be applied to external parts because the pins (Pin 8, 9, 10, 11, 46, 47, 48, 49, 12, 13, 14) output high current or voltage.
16. Design the heat radiation with sufficient margin so that Power dissipation must not be exceeded base on the conditions of power supply voltage, load and ambient temperature.
(It is recommended to design to set connective parts to 70% to 80% of maximum rating)
17. Set capacitance value between VPUMP and GND so that VPUMP (Pin 14) must not exceed 43 V transiently at the time of motor standby to motor start.
18. This LSI employs a PWM drive method that switches the high-current output of the output transistor. Therefore, the LSI is apt to generate noise that may cause the LSI to malfunction or have fatal damage. To prevent these problems, the power supply must be stable enough. Therefore, the capacitance between the VREG and GND pins must be a minimum of 0.1 μF and the one between the VM and GND pins must be a minimum of 47 μF and as close as possible to the LSI so that PWM noise will not cause the LSI to malfunction or have fatal damage.

Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book.
Please consult with our sales staff in advance for information on the following applications, moreover please exchange documents separately on terms of use etc.: Special applications (such as for in-vehicle equipment, airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, medical equipment and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
Unless exchanging documents on terms of use etc. in advance, it is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. We do not guarantee quality for disassembled products or the product re-mounted after removing from the mounting board.
When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) When reselling products described in this book to other companies without our permission and receiving any claim of request from the resale destination, please understand that customers will bear the burden.
- (8) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

No.010618

单击下面可查看定价，库存，交付和生命周期等信息

[>>Panasonic\(松下\)](#)