Issue No.	•	ECJ05100301
Date of Issue	:	October 03.2005
Classification	:	■ New □ Changed □

PRODUCT SPECIFICATION FOR APPROVAL

Product Description	:	Multilayer Ceramic Chip Capacitors
Product Part Number	:	ECJ3YF1C106Z (1206/F/16V/10uF)

Customers Part Number	:	
Country of Origin	:	Japan
Applications	:	

Γ

XIf you approve this specification, please fill in and sign the below and return 1copy to us.

	Approval No	:					
	Approval Date	:					
	Excecuted by	:					
		(si	gnature)				
	Title	:					
	Dept.	:					
l			AB + 47	Prepared by	:	Engineering Sect	tion
Capaci	itor Business Unit			Phon	ie : +81	-123-22-8758	(Direct)
Panaso	onic Electronic Device	s Co.,Ltd.		Fax	: +81	-123-22-1261	(Direct)
25.Kol	nata-nishinakaUji Cit	y , Kyoto,	Japan				~
				Contact Perse Title	on :	Engineer	mili
Phone	: +81-774-31-5818(Re	epresentati	ve)			CI.	
Fax	: +81-774-33-4251			Authorized b	y :	· J. Fa	baguch
				Title :		Manager of Engi	neering
If there	e is a question, please	ask the eng	gineering s	ection about it o	directly	Pana	sonic

LASSIFICATION SPECIFICATIONS						No. 151S	No. 151S-ECJ-KAM46E			
UBJECT Multilayer Ceramic Chip Capacitors 13type (EIA 1206)						PAGE	1 of	1		
High Capacitance (P/N : ECJ3YF1C106Z) Individual Specification						DATE	3 Oct, 2			
1. Scope This specificatior Rated voltage D0					Ceramic Chip (Capacit	or 13 type (E	A 1206), T	īemp. Ch	ar.: F,
2. Style and Dimen	sions									
			✓	→ 						
3. Operating Tempe	erature Rai									
Table 2	T						П			
Class2	Tempera	iture Characte F	eristics	Ope	rating Temp. Ra -30 to +85 °C	ange.	_			
010352		I			001010000					
. Individual Specifi	ication									
Table 3		Datat			Number					
Part Num	nber	Rated Voltage	Temp.	Char.	Nominal Capacitance	, C	ap. Tolerance			
ECJ3YF1C	C106Z	DC 16V	F		10 μF		+80 , -20 %			
5. Explanation of Pa	art Numbe	rs								
E C J Common Cod Size Code Code Size	de 3	Y -			I	1 <u>0</u> ominal	i oup	rance		
E C J Common Cod Size Code Code Size	de 3	Y -	Code e P	ackagin	g Style		Cap. Cap Tole	rance		
E C J Common Code Size Code Code Size 3 13 ty (EIA 12	3 e pe 206)	Y Packaging Styl Code Y ø180R	Code e	ackagin	g Style		Cap. Cap Tole	rance		
E C J Common Code Size Code Code Size 3 13 ty 3 (EIA 12	de <u>e</u> pe 206) aracteristic	Y Packaging Styl Code Y \otension S acitance Chan	Code <u>eel Embo</u> ge rate fr	ackagin ssed Ta	g Style ping 2000pcs	./reel	Cap. Cap Tole Cod	rance e	rence]
E C J Common Cod Size Code Code Size 3 13 ty (EIA 12 5. Temperature Cha Table 4 Temp. Char.	de pe 206) aracteristic <u>Capa</u> Temp.	Y - Packaging Styl Code Y ∳180R s acitance Chan Witho	Code eel Embo ge rate fro	ackagin ssed Ta om Tem With	g Style ping 2000pcs perature 1/2 Rated	./reel	Cap. Cap Tole	rance e Refe	rence erature	
E C J Common Cod Size Code Code Size 3 13 ty 3 (EIA 12 6. Temperature Cha Table 4 Temp.	de pe 206) P aracteristic Capa	Y Packaging Styl Code Y \otension S acitance Chan	Code eel Embo ge rate fro put plication	ackagin ssed Ta om Tem With voltaç	g Style ping 2000pcs perature	./reel Me Tempo	Cap. Cap Tole Cod	rance e Refe Tempe		
E C J Common Code Size Code Code Size 3 13 ty (EIA 12 6. Temperature Cha Table 4 Temp. Char. Code F	de <u>e</u> pe 206) aracteristic <u>Capa</u> Temp. <u>Char.</u> F	Y Packaging Styl Code Y ∳180R s acitance Chan Witho voltage ap +30, -4	Code eel Embo ge rate fro put plication	ackagin ssed Ta om Tem With voltaç	g Style ping 2000pcs perature 1/2 Rated je application	./reel Me Tempo	Cap. Cap Tole Cod	rance e Refe Tempe	erature	
E C J Common Code Size Code Code Size 3 13 ty 3 (EIA 12 Code Char. Code F 7. Soldering methor Flow solderin	de <u>e</u> pe 206) aracteristic <u>Capa</u> Temp. <u>Char.</u> F	Y Packaging Styl Code Y ∳180R s acitance Chan Witho voltage ap +30, -4	Code eel Embo ge rate fro put plication	ackagin ssed Ta om Tem With voltaç	g Style ping 2000pcs perature 1/2 Rated je application	./reel Me Tempo	Cap. Cap Tole Cod	rance e Refe Tempe	erature	
E C J Common Code Size Code Code Size 3 13 tyj 3 (EIA 12 Code Char. Code F 7. Soldering methoo Flow soldering	de	Y Packaging Styl Code Y ∳180R s acitance Chan Witho voltage ap +30, -4	Code	ackagin ssed Ta om Tem With voltaç +:	g Style ping 2000pcs 1/2 Rated le application 30 , -95%	./reel Me Tempo - 25	Cap. Cap Tole Cod	rance e Refe Tempe	erature]]

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-KGM46E
-	yer Ceramic Chip Capacitors 13type (EIA 1206) tance (P/N : ECJ3YF1C106Z) Common Specification	PAGE <u>1 of 7</u> DATE <u>3 Oct, 2005</u>
(2) PBB and PBD (3) All the materia lation of Manu (4) This product c ous Substance (5) This product is	Ind regulations pleting substances listed in the Montreal Protocol are not used in the erials used in this product. If are intentionally excluded from materials used in this product. Als used in this product are registered materials under the Law Cor facture and Handling of Chemical Substances. Homplies with the RoHS, DIRECTIVE 2002/95/EC on the Restriction es in electrical and electronic equipment. Is exported with export procedures under export related laws and re of Foreign Trade Law.	ncerning Examination and Regun

1-2.Limitation in Applications

This product was designed and manufactured for general-purpose electronic equipment such as household, office, information & communication equipment. When the following applications, which are required higher reliability and safety because the trouble or malfunction of this product may threaten the lives and/or properties, are examined, separate specifications suitable for the application should be exchanged.

Aerospace / Aircraft equipment, Warning / Antitheft equipment, Medical equipment, Transport equipment (Motor vehicles, Trains, Ship and Vessel), Highly public information processing equipment, Others equivalent to the above.

1-3.Production factory

(1) Panasonic Electronic Devices Hokkaido Co., Ltd.

- (2) Tianjin Matsushita Electronic Components Co., Ltd.(TMCOM)
- (3) Matsushita Electronic Devices (M) Sdn. Bhd.(MEDEM)

2. Scope

- 2- 1.This specification applies to High Capacitance Multilayer Ceramic Chip Capacitor 13type (P/N : ECJ3YF1C106Z). If there is a difference between this common specification and any individual specifications, priority shall be given to the individual specifications.
- 2-2. This product shall be used for general-purpose electronic equipment such as audiovisual, household, office, information & communication equipment.

Unreasonable applications may accelerate performance deterioration or short/open circuits as failure modes affecting the life end.

Adequate safety shall be ensured especially for product design required a high level of safety with the following considerations.

1)Previously examine how a single trouble in this product affects the end product.

2)Design a protection circuit as Failsafe-design to avoid unsafe system resulting from a single trouble with this product.

Whenever a doubt about safety arises from this product, immediately inform us for technical consultation without fail, please.

- 2- 3. This specification is a part of contract documents pertaining to the trade made by and between your company and Matsushita Electric Industrial Co., Ltd.
- 3. Part Number Code

	0000					
ECJ	3	Y	F	1C	106	Z
(1)	(2)	(3)	(4)	(5)	(6)	(7)

3-1.Common Code (1)

ECJ : Multilayer Ceramic Chip Capacitors

3- 2.Size (2), Packaging Styles (3), Temperature Characteristic (4), Rated Voltage (5), Capacitance Tolerance (7): Shown in Individual Specification.

	APPROVAL	CHECK	DESIGN
Panasonic Electronic Devices Co., Ltd.	Y.Sakaguchi	S.Endoh	T.Shinriki

CLASSIFICAT	ON	SPECIFICATIONS	5			No. 151S-ECJ-KGM46E
SUBJECT	Multilaver Ceram	ic Chip Capacitors	13tvpe (EIA 12	06)		PAGE 2 of 7
High	•	I : ECJ3YF1C106Z)	.	,		DATE 3 Oct, 2005
3-3.Nominal	Capacitance (6)					
The Nor	ninal Capacitance valu	ue is expressed in pico f	arads(pF) and is	Symbol (E	Ex.)	Nominal Cap.
	d by a three-digit num			105		1000000pF(1µF)
represer zero to f		nd the last digit specifie	s the number of	106		1000000pF(10μF)
2010101	5110 w.			476		47000000pF(47µF)
	emperature Range dividual Specification.					
5- 1.Pretreatn	nance of the capacitor nent	and its test condition sh s, the following pretreatr	·		ecessary	у.
	acitors shall be kept i	n a temperature of 150 pefore initial measureme		our and ther	n shall b	pe stored in a room tem-
D.C. vol	ge Treatment tage shall be applied for - 4 hours, before initia		test condition and	d then shall	be store	ed in a room temperature
humidity of	45 to 75%.			-		to 35°C and at a relative and a relative humidity of
7. Structure The structur	e shall be in a monoli	thic form as shown in Fig	g. 1.			
		Fig. 1	Table 1			
		5		No.		Name
					Dielectri	c
	//				nner ele	
/		\leq		-		e electrode
				-		liate electrode
			4) 	<u>5</u> E	<u>External</u>	electrode
Note ;						

CLASSIFICATION

SUBJECT

SPECIFICATIONS

No. 151S	-EC	J-KG	M46E	_
PAGE	3	of	7	

Multilayer Ceramic Chip Capacitors 13type (EIA 1206) High Capacitance (P/N : ECJ3YF1C106Z) Common Specification

No	Content	s	Performance	Test Method
1	Appearance		There shall be no defects which affect the life and use.	With a magnifying glass (3 times).
2	Dimensions		Shown in Individual Specification.	With slide calipers and a micrometer.
3	Dielectric Wit ing voltage	thstand-	There shall be no dielectric breakdown or damage.	Test voltage : 250% of rated voltage Apply a DC voltage of the above value for 1 to seconds. Charge/discharge current shall be within 50m/
4	Insulation Resistance(I.R)	500/C MΩ min. (C : Nominal Cap. in μF)	Measuring voltage : Rated voltage Measuring voltage time : 60+/-5s Charge/discharge current shall be within 50m/
5	Capacitance		Shall be within the specified tolerance.	Macouring Macouring
6	Dissipation Factor (tan δ)	ctor	0.125 max.	Measuring Measuring Frequency Voltage 1kHz+/-10% 1.0+/-0.2Vrms
				For the class2 Capacitors, perform the heat treatment in par. 5-1-1. Our Measurement instrument is shown in the Table 3.
7	Temperature Coefficient	Without Voltage Appli- cation	Temp. Char. F: Within +30,-80%	Measure the capacitance at each stage be changing the temperature in the order of step to 4 shown in the table below. Calculate the rate of change regarding the capacitance a stage 3 as the reference.
		With Voltage Appli- cation	Temp. Char. F : Within +30,-95%	(Unit : °C Temp. Char. 1 2 3 4 5 F 20+/-2 -25+/-3 20+/-2 85+/-2 20+/-2
				For the test with voltage applied, apply a D voltage which is 50% of the rated voltage in mediacy after stage 5 of the test with no voltage application, and take the measurement in the order of steps 5, 2, 3 and 4. Determine the rate of change from the capace tance at stage 3 of the test with no voltage application.
	Adhesion	<u> </u>	The terminal electrode shall be free from peeling or signs of peeling.	Solder the specimen to the testing jig shown the figure., and apply a 5N force in the arro direction for 10 seconds.
				Sample
				Material : Alumina board (95% min.) or glass epoxy board. Thickness : 1.0mm min.
			(continue)	

CLASSIFICATION

SPECIFICATIONS

No. 151S-ECJ-KGM46E PAGE

SUBJECT Multilayer Ceramic Chip Capacitors 13type (EIA 1206) High Capacitance (P/N : ECJ3YF1C106Z) Common Specification

			Table 2			
No	Conte	Contents Performance		Test Method		
9	Bending Strength	Appear- ance				
		Capaci- tance	Temp. Change from the value Char. before test. F Within +/- 30%	(shown in Fig. 3) 20 $R 3 4 0$ $R 3 4 0$ Unit:mm		
10	Vibration Proof	Appear- ance Capaci- tance	There shall be no cracks and other mechanical damage. Shall be within the specified tolerance.	Solder the specimen to the testing jig shown in Fig. 2. Apply a variable vibration of 1.5mm total amplitude in the 10 to 55 to10Hz vibration frequency range swept in 1 min. in 3 mutually perpendicular directions for 2 hours each, a total of 6 hours.		
		tan δ	Shall meet the specified initial value.			
11	Resistance to Solder Heat	Appear- ance	There shall be no cracks and other mechanical damage.	Solder both method Preconditioning : Heat Temperature (See 5.1.1)/Class2		
		Capaci- tance	Temp.Change from the valueChar.before test.FWithin +/- 20%	Solder temperature : 270+/-5°C Dipping period : 3+/-0.5s Preheat condition :		
		tan δ	Shall meet the specified initial value.	Order Temp.(°C) Period(s)		
		I.R.	Shall meet the specified initial value.	1 80 to 100 300 to 360 2 150 to 200 300 to 360		
		With- stand voltage	There shall be no dielectric breakdown or damage.	Use solder H63A(JIS-Z-3282).For the flux, use rosin (JIS-K-5902) ethanol solution of a concentration of about 25% by weight. Use tweezers for the holder to dip the specimen. Recovery : 48+/-4 hours		
12	Solderability	I	More than 95% of the soldered area of both terminal electrodes shall be covered with fresh solder.	Solder temperature : 230+/-5°C Dipping period : 4+/-1s Dip the specimen in solder so that both terminal electrodes are completely submerged. Use solder H63A(JIS-Z-3282). For the flux use rosin (JIS-K-5902) of ethanol solution of a concentration of about 25% by weight. Use tweezers for the holder to dip the specimen.		
			(continue)			

CLASSIFICATION

SUBJECT


SPECIFICATIONS

No. 151S	-EC	J-KG	M46	E
PAGE	5	of	7	


^{-C1} Multilayer Ceramic Chip Capacitors 13type (EIA 1206) High Capacitance (P/N : ECJ3YF1C106Z) Common Specification

No 13 Ten cyc	Conten mperature cle	Appear- ance Capaci- tance tan δ I.R. With- stand	mechar Temp. Char. F Shall m Shall m	Performance shall be no cracks and other nical damage. Change from the value before test. Within +/- 20% eet the specified initial value.	in Fig. 2 tempera the perio ing this	Test Method the specimen to the testin 2. Condition the specimen ature from step 1 to 4 in th od shown in the table belo conditioning as one cycle	to each his order for ow. Regard-
		ance Capaci- tance tan δ I.R. With- stand	mechar Temp. Char. F Shall m Shall m	hical damage. Change from the value before test. Within +/- 20% eet the specified initial value.	in Fig. 2 tempera the perio ing this	 Condition the specimen ature from step 1 to 4 in the od shown in the table belo conditioning as one cycle 	to each his order for ow. Regard-
		I.R. With- stand	Shall m Shall m	eet the specified initial value.			norform
		I.R. With- stand	Shall m	•	- 5 cycles continuously.		, penonn
		stand		eet the specified initial value.	Step	Temperature (°C)	Period (min.)
		voltogo	There s or dama	hall be no dielectric breakdown age.	1	Minimum operation temperature +/- 3	30+/-3
		voltage			2	Room temperature	3 max.
					3	Maximum operation	30+/-3
					4	temperature +/-5 Room temperature	3 max.
					treatme Before t specime temper 48+/	class2 capacitors, perforr nt in par. 5-1-1. the measurement after tes en shall be left to stand at rature for the following pe /-4 h	n the heat st, the room riod :
-	oisture esistance	Appear- ance		shall be no cracks and other nical damage.	treatme	class2 capacitors, perforr nt in par. 5-1-1. he specimen to the testin	
		Capaci- tance	Temp. Char.	Change from the value before test.	in Fig. 2	2.	
			F	Within +/- 30%	Test temperature : 40+/-2°C Relative humidity : 90 to 95%		
		tan δ	0.2 max. Test period : 500+24/0 h				
		I.R.		50/C M Ω min. (C : Nominal Cap. in μ F)		the measurement after test hall be left to stand at roo the following period : /-4 h	
Re	oisture esistant oading	Appear- ance		shall be no cracks and other nical damage.	treatme	class2 capacitors, perforr nt in par. 5-1-2. he specimen to the testin	
		Capaci- tance	Temp. Char.	Change from the value before test.	in Fig. 2		3.1.9
			F	Within +/- 30%		emperature : 40+/-2°C	
		tan δ	0.2 max	Χ.	Relative humidity : 90 to 95% Applied voltage : Rated voltage		
		I.R.	25/C M (C : Noi	Ω min. minal Cap. in μF)	(DC Voltage) Charge/discharge current : within 50mA. Test period : 500+24/0 h		
			Before the measurement after test, the cimen shall be left to stand at room to ture for the following period : 48+/-4 h				
				(continue)			

CLAS	SIFICATION		SP	ECIFICATIONS		No. 151S-ECJ-KGM46E
SUBJECT Multilayer Ceramic Chip Capacitors 13type (EIA High Capacitance (P/N : ECJ3YF1C106Z) Common S				,	PAGE 6 of 7 DATE 3 Oct, 2005	
			-	Table 2		
No	Conter	its		Performance	Test M	lethod
16	High Tem- perature Resistant	Appear- ance		hall be no cracks and other nical damage.	For the class2 capacito treatment in par. 5-1-2. Solder the specimen to	
	Loading	Capaci- tance	Temp. Char.	Change from the value be- fore test.	in Fig. 2.	
		lance	F	Within +/- 30%	Test temperature :	tod town 1/2°C
		tan δ	0.2 ma	κ.	Max. Rated temp. +/-3°C Applied voltage : Rated voltage x 200 %	
		I.R.	50/C M (C : No	Ω min. minal Cap. in μF)	DC) Charge/discharge cu Test period : 1000+44	
					Before the measureme cimen shall be left to st ture for the following pe	and at room tempera-
When uncertainty occurs in the weather resistance characteristic tests (temperature cycle, moisture resistance, moisture resistant loading, high temperature resistant loading), the same tests shall be performed for the capacitor itself.						
Table 3						
				Our Standard Measuring Inst	rument	
Measuring Instrument 4278A 1kHz/1MHz Capacitance Meter (Agile		ent Technologies)				
Mea	Measuring Mode Parallel Mode					
Rec	ommended Measuring		34e Test	Fixture (Agilent Technologies)		
We v	ould appreciate	e it if you v	would co	e unable to be applied to depen nfirm whether High Cap Type i applied or not. (For example, ALC	s under the measurable	environment or not by



CLASSIFICATION	LASSIFICATION SPECIFICATIONS No. 151S-ECJ-SS009E					
SUBJECT	Multilayer Ceramic Chip Capacitor		PAGE	1 of 10		
	Common Specification (Precautions for Use)		DATE	Apr, 2005		
open-circu beyond the glowing in The follow major cons	ayer Ceramic Chip Capacitors (hereafter referred to as "Capacitor it mode when subjected to severe conditions of electrical, en e specified "Rating and specified "Conditions" in the Specifica the worst case. <i>i</i> ng "Operating Conditions and Circuit Design" and "Precautions	nvironmental a tions, resulting s for Assembl	a short circuit and/or mecha g in burn out y" shall be ta	t mode in an nical stress , flaming or iken in your		
2- 1.Circuit Design 2-1-1. Operating The spe temperation	ditions and Circuit Design n g Temperature Range crified "Operating Temperature Range" in the Specifications ture rating. y case, each of the Capacitors shall be operated within the specif					
The Capa If voltage AC voltag In case o voltage o	f Voltage application acitors shall not be operated exceeding the specified "Rated Volta e ratings are exceeded, the Capacitors could result in failure or da ges to the Capacitors, the designed peak voltage shall be within to of AC of pulse voltage, the peak voltage shall be within the specif or fast rising pulse voltage is applied continuously even wit ing section before use. Such continuous application affects the life	amage. In case the specified " fied "Rated Vo thin the "Rate	e of application Rated Voltage Itage". If hig ed Voltage", o	e". h frequency		
The Capa the Spec	and Discharging Current acitors shall not be operated beyond the specified "Maximum Ch cifications. Applications to a low impedance circuit such as ended for safety.					
The "Ope which is o and wave	ture Rise by Dielectric Loss of the Capacitors erating Temperature Range" mentioned above shall include a max caused by the Dielectric loss of the Capacitor and applied electric e form etc.). It is recommended to measure and check "Surface nt at room temperature (up to 25°C).	cal stresses (su	uch as voltage	e, frequency		
The Capa (1) Envir (a) To (b) To (c) U	on on Environmental Conditions acitors shall not be operated and / or stored under the following e ronmental conditions to be exposed directly to water or salt water to be dew formation Inder conditions of corrosive gases such as hydrogen sulfide, sulf er severe conditions of vibration or impact beyond the specified co	furous acid, ch	nlorine and an			
The Capa applied D be confirr (1) If cap capac (2) DC v chang for cir	ge characteristics acitors (Class 2) employ dielectric ceramics with dielectric const DC voltage is high, capacitance may broadly change. For the spe med. pacitance change by applied voltage is within the allowable rang icitance change. voltage characteristics demonstrate, even if applied voltage is ge rate increases with higher voltage (Capacitance down). Acco ircuits with narrow capacitance allowable range such as time con r voltage upon due consideration on capacitance aging in addition	ecified capacita ge, or if its app under the rate ordingly, when instant circuits,	ed voltage, c the Capacitor we recommen	wing should s unlimited apacitance s are used		
Note ;						
	Panasonic Electronic Devices Co., Ltd.	APPROVAL Y.Sakaguchi	CHECK S.Endoh	DESIGN T.Shinriki		



CLASSIFICATION SF	PECIFICAT	IONS					No. 151S-	ECJ-SS009E
JBJECT Multilayer Ceramic Chip Capacitor					PAGE	3 of 10		
Common Specif	fication (Pr	recauti	ons fo	r Use)			DATE 1	Apr, 2005
2-2-2. Design of Land Pattern (1) Recommended land dimen of excessive stress to the C						older to pre	event crackin	g at the time
{ Recommended land dimension [For General Electronic Equip		apacitar	nce, Lov	v ProfileT	ype, 100)V•200V s	eries]	
Land SMD	Туре	Corr	nonent	Dimensio	n			Unit in mm
	(EIA)	L	W	Т		а	b	С
V · _ √ [6	06 (0201) 10 (0402)	0.6	0.3 0.5	0.3		.2 to 0.3 .4 to 0.5	0.25 to 0.3 0.4 to 0.5	0.2 to 0.3 0.4 to 0.5
	11 (0603)	1.6	0.5	0.5		.4 to 0.5	0.4 to 0.5 0.6 to 0.8	0.4 to 0.5 0.6 to 0.8
b a Solder	12 (0805)	2.0	1.25	0.6 to 1		.8 to 1.2	0.8 to 1.0	0.8 to 1.0
resist	13 (1206)	3.2	1.6	0.6 to 1		.8 to 2.2	1.0 to 1.2	1.0 to 1.3
	23 (1210) 34 (1812)	3.2 4.5	2.5 3.2	1.4 to 2 2.5 to 3		.8 to 2.2 .0 to 3.5	1.0 to 1.2 1.2 to 1.6	1.8 to 2.3 2.3 to 3.0
	<u> </u>	7.0	0.2	2.0 10 0	.2 0	.0 10 0.0	1.2 10 1.0	2.5 10 5.0
[Wide-width Type]								
Land SMD								Unit in m
	Type (EIA)	Com	ponent W	Dimensic T	on	а	b	С
	21(0508)	1.25		0.8	5 0	.5 to 0.7	0.5 to 0.6	1.4 to 1.9
	31(0612)	1.6	3.2			.8 to 1.0	0.6 to 0.7	2.5 to 3.0
h a Solder resist								
[Array Type]								
<u>4 Cap. Array</u>								Unit in mm
P/2 P → _ K →	Туре	Compo		nension	а	b	с	Р
	(EIA) 12	L	W	Т	0.55		0.2	0.4
	(0805)	2.0	1.25	0.85	to 0.55		-	to 0.4
	13	3.2	1.6	0.85	0.9	0.7	0.35	0.7
	(1206)	0		0.00	to 1.1	to 0.9	9 to 0.45	to 0.9
SMD Land								
2-fold Array								Unit in mm
<u> </u>	Туре		ompone					
	(ÉÍA)		imensic W	n T	а	b	С	Р
		-		0.6	0.3	0.45	0.3	0.54
	11	1.37	1.0	0.0	to 0.4			to 0.74
	(0504)			0.8		-		0.71
 (2) The size of lands shall be the right land is different from the component since the si (a) Excessive an of solder 	om that on th de with a larg <u>Recomm</u>	e equal e left lan er amou	betweend, the ount of sc aunt of sc Amount r amound der	n the rigi compone older solic	nt may l lifies late	off sides. If be cracked er at the tir fficient unt	the amount	of solde
PC		PC			PC			


CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS009E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 4 of 10
	Common Specification (Precautions for Use)	DATE 1 Apr, 2005

2-2-3. Applications of Solder Resist

Applications of Solder resist are effective to prevent solder bridges and to control amounts of solder on PC boards.

(1) Solder resist shall be utilized to equalize the amounts of solder on both sides.


(2) If the Capacitors are arranged in succession, solder resist shall be used to divide the pattern in the mixed mounting with a component with lead wires or in the arrangement near a chassis etc. See the table below.



2-2-4. Component Layout

The Capacitors / components shall be placed on the PC board so as to have both electrodes subjected to uniform stresses, or to position the component electrodes at right angles to the grid glove or bending line to avoid cracking in the Capacitors caused by the bending of the PC board after or during placing / mounting the Capacitors / components on the PC board.

(1) The recommended layout of the Capacitor to minimize mechanical stress caused by warp or bending of a PC board is as below.




- (2) The following drawing is for your reference since mechanical stress near the dividing/breaking position of a PC board varies depending on the mounting position of the Capacitors.
- (3) The magnitude of mechanical stress applied to the Capacitors when the circuit board is divided is in the order of push back < slit < V-groove < perforation.

Also take into account the layout of the Capacitors and the dividing/breaking method.

2-2-5. Mounting Density and Spaces

If components are arranged in too narrow spaces, the components are affected by Solder bridges and Solder balls. Each space between components should be carefully determined.



CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS009E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 5 of 10
	Common Specification (Precautions for Use)	DATE 1 Apr, 2005
3. Precautions for 3-1 Storage	Assembly	

- (1) The Capacitors shall be stored under 5 40°C and 20 70%RH, not under severe conditions of high temperature and humidity.
- (2) If the storage place is humid, dusty, and contains corrosive gasses (hydrogen sulfide, sulfurous acid, hydrogen chloride and ammonia, etc.), the solderability of the terminal electrodes may deteriorate. Also, storage in a place subjected to heating or exposed to direct sunlight causes deformed tapes and reels of
- taped version and/or components sticking to tapes, which results in troubles at the time of mounting. (3) The storage period shall be within 6 months. Products stored for more than 6 months shall be checked their
- (3) The storage period shall be within 6 months. Products stored for more than 6 months shall be checked their solderability before use.
- (4) The Capacitors of high dielectric constant series (Class 2, Characteristic B,X7R,X5R and F,Y5V) change in capacitance with the passage of time, "Capacitance aging", due to the inherent characteristics of ceramic dielectric materials. The changed capacitance can be recovered by heat treatment to each initial value at the time of shipping. (See 2. Operating Condition and Circuit Design, 2-1-7. Capacitance aging)


(5) When the initial capacitance is measured, the Capacitors shall be heat-treated at 150+0/-10°C for 1 hour and then subjected to ordinary temperature and humidity for 48±4 hours before measuring the initial value.


3-2.Adhesives for Mounting

- (1) The amount and viscosity of an adhesive for mounting shall be such that the adhesive shall not flow off on the land during it's curing.
- (2) If the amount of adhesive is insufficient for mounting, the Capacitor may fall after or during soldering.
- (3) If the adhesive is too low in its viscosity, the Capacitors may be out of alignment after or during soldering.
- (4) Adhesives for mounting can be cured by ultraviolet or infrared radiation. In order to prevent the terminal electrodes of the Capacitors from oxidizing, the curing shall be dune at conditions of 160°C max., for 2 minutes max.
- (5) If curing is insufficient, the Capacitor may fall after or during soldering. Also insulation resistance between terminal electrodes may deteriorate due to moisture absorption. In order to prevent these problems, the curing conditions shall be sufficiently examined.

3-3.Chip Mounting Consideration

- (1) When mounting the Capacitors/components on a PC board, the capacitor bodies shall be free from excessive impact loads such as mechanical impact or stress in the positioning, pushing force and displacement of vacuum nozzles at the time of mounting.
- (2) The maintenance and inspections for Chip Mounter must be performed regularly.
- (3) If the bottom dead center of the vacuum nozzle is too low, the Capacitor is cracked by an excessive force at the time of mounting.
 - The following precautions and recommendations are for your reference in use.
 - (a) Set and adjust the bottom dead center of the vacuum nozzles to the upper surface of the PC board after correcting the warp of the PC board.
 - (b) Set the pushing force of the vacuum nozzle at the time of mounting to 1 to 3 N in static load.
 - (c) For double surface mounting, apply a supporting pin on the rear surface of the PC board to suppress the bending of the PC board in order to minimize the impact of the vacuum nozzles. The typical examples are shown in the table below.
 - (d) Adjust the vacuum nozzles so that their bottom dead center at the time of mounting is not too low.
- (4) The closing dimensions of positioning chucks shall be controlled and the maintenance, checks and replacement of positioning chucks shall be regularly performed to prevent chipping or cracking of the Capacitors caused by mechanical impact at the time of positioning due to worn positioning chucks.
- (5) Maximum stroke of the nozzle shall be adjusted so that the maximum bending of PC board does not exceed 0.5mm at 90mm span. The PC board shall be supported by means of adequate supporting pins.





CLASSIFICATION	SPECIFIC	ATIONS		No. 151S-ECJ-SS009E	
SUBJECT	Multilayer Ceramic Chip Capacitor		PAGE 8 of 10		
	•	Common Specification (Precautions for Use)		DATE 1 Apr, 2005	
soldering devices. The sold the follor (1) Con (a) S (b) <u>1</u> (b) <u>1</u> (c) -	soldering of the Capacitors, large g iron may cause electrical failu dering shall be carefully controlled wing recommended conditions for dition 1 (with preheating) Soldering : p1.0mm Thread eutectic solder wi Rosin-based and non-activated fl Preheating: The Capacitors shall be preheate soldering iron is 150°C or below. Femperature of Iron tip: 300°C ma The required amount of solder sh	ares and mechanica and carried out so t hand soldering. The soldering flux* in t lux is recommended. as that "Temperat	I damages such as crach hat the temperature grad the core. ture Gradient" between th	cking or breaking of the ent is kept minimum with ne devices and the tip of	
	Gradual Cooling: After soldering, the Capacitors sha ecommended profile of Hand Sold	lering [Ex.]			
	Soldering		Allowable temperatu	Temp. Tol.	
		Gradual	0201 to 1206 0508, 0612, 0504	ΔT≦ 150 °C	
			1210 to 1812	∆T≦ 130 °C	
Ρ	reheating 60 to 120 s 3 s max.				
	dition 2 (without preheating)			litions specified below.	

Condition			
Chip size	0201 to 0805, 0508, 0504	1206 to 1812 , 0612	
Temperature of soldering iron	270 °C Max.	250 °C Max.	
Wattage	20W Max.		
Shape of soldering iron tip	φ3mm Max.		
Soldering time with soldering iron	3s Max.		

Conditions of Hand soldering without preheating

3- 6.Post Soldering Cleaning

3-6-1. Residues of soldering fluxes on the PC board after cleaning with an inappropriate solvent may deteriorate on the electrical characteristics and reliability (particularly, insulation resistance) of the Capacitors.

3-6-2. Inappropriate cleaning conditions (Such as insufficient cleaning, excessive cleaning) may impair the electrical characteristics and reliability of the Capacitors.

(1) If cleaning is insufficient :

(a) The halogen substance in the residues of the soldering flux may cause the metal of terminal electrodes to corrode.

- (b) The halogen substance in the residues of the soldering flux on the surface of the Capacitors may deteriorate the insulation resistance.
- (c) Water-soluble soldering flux may have more remarkable tendencies of (a) and (b) above compared to those of rosin soldering flux.
- (2) If cleaning is excessive :

SUBJECT Mult	SPECIFICATIONS	No. 151S-ECJ-SS009
	ilayer Ceramic Chip Capacitor	PAGE 9 of 10
Common	Specification (Precautions for Use	
cracking in the s The following co Ultras Ultras Ultras	older and/or ceramic bodies of the Capacit anditions are for Ultrasonic cleaning. conic wave output: 20 W/L max. conic wave frequency: 40 kHz max. conic wave cleaning time: 5 min. max. ated cleaning solvent may cause the same	e strength of the terminal electrodes or caus
stresses shall not be applied devices. (1) The mounted PC board span 0.5mm max.	ed to the PC board and mounted composes shall be supported by some adequate su	inal pins, abnormal and excess mechanica nents, to prevent failures or damages of th upporting pins setting their bending to 90 mr , are equal in height and are set in the righ
The following figures are	e for your reference to avoid the possible b	ending of PC board.
	NG Example	Recommended Example
Bending of PC board	Check pin Separated	Check pin Supporting
other components. (2) Coating materials with la damages (such as crack 3- 9.Dividing/Breaking of PC Boa (1) Abnormal and excessive below, which cause crack	as being corrosive and chemically active arge thermal expansivity shall not be appli- king) of the devices in the curing process.	
(2) Dividing/Breaking of the	e PC boards shall be done carefully at r apparatus to prevent the Capacitors on th	
As a recommended exa jig where is free from be the PC board.	breaking jig is shown below. mple, Dividing/Breaking of the PC boards and nding, and so as to be compressive stress in if holding the PC board at any position apa	shall be done by holding the position near the for the components such as the Capacitors o art from the jig, tensile stress to the Capacito
Outline of Jig	Recommended Example	NG Example
PC board	/-groove	Load direction Load position

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS009E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 10 of 10
	Common Specification (Precautions for Use)	DATE 1 Apr, 2005
3- 10.Mechanical I	mport	Γ Αρί, 2000
 (1) The Capac The Capac Cracked by Never use impaired a large size (2) When han Capacitors When mou caused by may caus 	The citors shall be free from any excessive mechanical impact. citors shall be free from any excessive mechanical impact. citor body, which is made of ceramics, may be damaged or y dropping impact. e dropped capacitors because their quality may be already and its failure level of significance may be increased. Particularly, capacitors tend to be damaged or cracked more easily. Idling the PC boards on which the Capacitors are mounted, the s shall not collide with another PC board. unted PC boards are handled or stored in a stacked state, impact colliding between the corner of the PC board and the Capacitor the damage or cracking in the Capacitor and deteriorate the voltage and insulation resistance of the Capacitor.	Crack Floor Crack Mounted PCB
	ons described above are typical ones. nting conditions, please contact us.	
Precautions for	Use above are from	
Ceramic	nical Report EIAJ RCR-2335 Caution Guide Line for Operation Capacitors for Electronic Equipment by Japan Electronics and Info Association (March 2002 issued)	
Please refer to a	above technical report for details.	
Note ;		

CLASSFICATION	SPECIFICATIONS	No. 151S-ECJ-SV040E
SUBJECT	Multilayer Ceramic Chip Capacitor Packaging Specifications	PAGE <u>1 of 6</u> DATE 28 Jul, 2005

1. Scope

This specification applies to taped and reeled packing for Multilayer ceramic chip capacitors.

2. Applicable Standards

EIAJ (Electric Industries Association of Japan) Standard EIAJ RC-1009B

JIS (Japanese Industrial Standard) Standard JIS C 0806

Packing Specification
 1.Structure and Dimensions

- Paper taping packaging is carried out according the following diagram
 - : Shown in Fig. 6. 1) Carrier tape
 - : Shown in Fig. 7. 2) Reel
 - 3) Packaging : We shall pack suitably in order prevent damage during transportation or storage.

3-2.Packing Quantity

		Carrier-Tap	be		Quantity (pcs./reel)	
Туре	Thickness of Capacitor(mm)	Material	Taping Pitch			φ330mm Reel	
				Packaging Code	Quantity	Packaging Code	Quantity
06type (0201)	0.30 +/- 0.03	Paper (Press Carrier Tape)	2mm	J	15000		
10type (0402)	0.50 +/- 0.05	Paper	2mm	E	10000	W	50000
11type (0603)	0.8 +/- 0.1		4mm	V	4000	Z	10000
	0.6 +/- 0.1	(Punch Carrier Tape) Plastic (Embossed Tape)	4mm	V	5000	Z	20000
	0.85 +/- 0.10		4mm	V	4000	Z	10000
12type (0805)	1.25 +/- 0.10 1.25 +/- 0.15 1.25 +/- 0.20		4mm	F	3000		I
	0.6 +/- 0.1	Paper	4mm	V	5000	Z	20000
$12t_{1200}$	0 85 +/- 0 10 (Punch Carrier	(Punch Carrier Tape)	4mm	V	4000	Z	10000
13type (1206)	1.15 +/- 0.10		4mm	F	3000		
	1.6 +/- 0.2		4mm	Y	2000		
231/100(1210)	2.0 + - 0.2	Plastic	4mm	Y	2000		
23type (1210)	2.5 +/- 0.3	(Embossed Taps)	4mm	Y	1000		
34type (1812)	2.5 +/- 0.3		8mm	Y	500		
34type (1012)	3.2 +/- 0.3		8mm	Y	500		

Explanation of Part Numbers (Example)


ECJ В 1C 104 κ 1 ν Packaging Code


3-3.Marking on the Reel


The following items are described in the side of a reel in English at least.

- 1) Part Number
- 2) Quantity
- 3) Lot Number
- 4) Place of origin

Note ;				
		APPROVAL	CHECK	DESIGN
Panasonic Electronic Devi	ces Co., Ltd.	Y.Sakaguchi	S.Endoh	T.Shinriki







CLASSFICATION


SUBJECT

SPECIFICATIONS

No. 151S-ECJ-SV040E PAGE 5 of 6 DATE 28 Jul, 2005

Multilayer Ceramic Chip Capacitor Packaging Specifications

(d) 12, 13 and 23 type : 4mm pitch for Embossed tape




Code	Dimension	
W	8.0 +/- 0.2	
F	3.50 +/- 0.05	
E	1.75 +/- 0.10	
P ₁	4.0 +/- 0.1	
P ₂	2.00 +/- 0.05	
P	4.0 +/- 0.1	
Do	<i>ф</i> 1.5	
-	+0.1/-	0
D ₁	<i>φ</i> 1.1+/- 0.1	
t ₁	0.6 max.	
•	"12"	2.5
	"13"	max.
t ₂	Туре	
-	"23"	3.5
	Туре	max.

Unit : mm

Type Code	12 (0805)	13 (1206)	23 (1210)
A	1.55 +/- 0.20	1.90 +/- 0.20	2.8 +/- 0.2
В	2.35 +/- 0.20	3.5 +/- 0.2	3.5 +/- 0.2

(e) 34 type : 8mm pitch for Embossed tape




Code	Dimension
W	12.0 +/- 0.3
F	5.50 +/- 0.05
E	1.75 +/- 0.10
P ₁	8.0 +/- 0.1
P ₂	2.00 +/- 0.05
Po	4.0 +/- 0.1
D ₀	<i>ф</i> 1.5
	+0.1/-0
t ₁	0.6 max.
t ₂	4.0max.
	Unit:mm

 Type
 34 (1812)

 A
 3.6 +/- 0.3

 B
 4.9 +/- 0.3



单击下面可查看定价,库存,交付和生命周期等信息

>>Panasonic(松下)