То:	Digi-Key	Issue No.	:	ECJ08082903
		Date of Issue	:	August 29.2008
		Classification	:	■ New □ Changed

PRODUCT SPECIFICATION FOR APPROVAL

Product Description	:	Multilayer Ceramic Chip Capacitors
Product Part Number	:	ECJ2F60J226M (0805 / X6S / 6.3 V / 22 uF)

Customers Part Number	:	
Country of Origin	:	Japan
Applications	:	Consumer Type Electric Equipment

XIf you approve this specification, please fill in and sign the below and return 1 copy to us.

Approval No	:	
Approval Date	:	
Excecuted by	:	
		(signature)
Title	:	
1 me	•	

Prepared by : Engineering Section Capacitor Business Unit Phone: +81-123-23-8149 (Direct) Panasonic Electronic Devices Co., Ltd. Fax :+81-123-22-4191 (Direct) 25.Kohata-nishinaka..Uji City, Kyoto, Japan **Contact Person** Title : Phone : +81-774-32-1111(Representative) Authorized by Title : Manager of Engineering If there is a question, please ask the engineering section about it directly

CLASSIFICATION	SPECIFACATION	No. 151S-ECJ-KBS39E
SUBJECT	Multilayer Ceramic Chip Capacitors (EIA 0805)	PAGE 1 of 1
High C	apacitance (P/N:ECJ2F60J226M) Individual Specification	DATE Aug 28, 2008
1. Scope		

This specification applies to High Capacitance Multilayer Ceramic Chip Capacitors (EIA 0805), Temp. Char:X6S, Rated voltage DC6.3 V, Nominal Capacitance 22 μ F.

2. Style and Dimensions




Table 1						
Symbol	Dimensions(mm)					
L	2.0 +/- 0.2 1.25 +/- 0.20					
W						
Т	1.25 +/- 0.20					
L1,L2	0.50 +/- 0.25					


3. Operating Temperature Range / Storage Temperature Range

Table 2			
	Temperature Characteristics	Operating Temp. Range.	Storage Temperature Range
Class2	X6S	-55 to 105 °C	-55 to 105 °C

4. Individual Specification

Table 3				
Part Number	Rated Voltage	Temp. Char.	Nominal Capacitance	Cap. Tolerance
ECJ2F60J226M	DC 6.3 V	X6S	22 μF	+/-20 %

5. Explanation of Part Numbers



6. Temperature Characteristics

Table 4

Temp. Char.	Capacitance	Change rate from Temperature	Measurement	Reference	
Code	Temp. Char.	Without voltage application	Temperature Range	Temperature	
6	X6S	+/-22 %	-55 to 105 °C	25 °C	

7. Soldering method

Flow soldering shall not be applied.

Note ;				
		-	-	
		APPROVAL	CHECK	DESIGN
Panas	sonic Electronic Devices Co., Ltd.	T.Kawamura	T.Shinriki	A.Konishi

CLASSIFICATION		SPECIF	ICATION	l		No. 151S-ECJ-KGS3
SUBJECT Multila	aver Cera	amic Chi	p Capaci	tors (EIA	0805)	PAGE 1 of 7
High Capacitar	•	•	• •	`	,	DATE Aug 28, 20
(2) PBB and PBDE a (3) All the materials u Regulation of Ma (4) This product com ous Substances i	ing substar Is used in the re intention used in this nufacture a plies with the n electrical sported with	his produc nally exclud product and nd Handlir ne RoHS, and electr n export pro	ct. ded from m re registere ng of Chem DIRECTIVI ronic equipi	aterials use d materials lical Substa E 2002/95/E ment.	ed in this product. under the Law Co nces. EC on the Restrictio	the manufacturing processes f ncerning Examination and on of the use of certain Hazard regulations such as the Foreign
information & commu safety because the t separate specification • Aerospace / Airc vehicles, Trains, above. 1- 3.Production factory (1) Panasonic Electro	signed and unication ec rouble or m ns suitable raft equipm Ship and V onic Device	quipment. nalfunctior for the app ent, Warni /essel), H es Japan C	When the n of this pro- plication sh ing / Antithe Highly publi	following ar oduct may f ould be exc oft equipme c informatio	pplications, which a threaten the lives a hanged. nt, Medical equipm	oment such as household, offi are required higher reliability a and/or properties, are examine nent, Transport equipment (Mo ipment, Others equivalent to t
(2) Panasonic Electro	onic Device	es (Tianjin)) Co., Ltd. (PEDTJ)		
 Scope This specification app If there is a difference the individual specific 	e between t					P/N : ECJ2F60J226M). ïcations, priority shall be given
tion & communication	n equipmen	ıt.				risual, household, office, inforn n circuits as failure modes affe
Adequate safety sha considerations. 1)Previously exar 2)Design a protec product.	nine how a ction circuit	single trou as Failsa	uble in this fe-design t	product affe o avoid uns	ects the end production afe system resulting	level of safety with the following of the single trouble with t technical consultation without
2- 3.This specification is a Matsushita Electric Ir			uments per	taining to t	he trade made by	and between your company a

3-2.Size (2), Packaging Styles (3), Temperature Characteristic (4), Rated Voltage (5), Capacitance Tolerance (7) : Shown in Individual Specification.

 Note ;
 APPROVAL
 CHECK
 DESIGN

 Panasonic Electronic Devices Co., Ltd.
 T.Kawamura
 T.Shinriki
 A.Konishi

CLASSIFICATIO	ON SPECIFICATION		No. 151S-ECJ-KGS39E					
SUBJECT	Multilayer Ceramic Chip Capacitors (EIA 0805)		PAGE 2 of 7					
High	High Capacitance (P/N : ECJ2F60J226M) Common Specification		DATE Aug 28, 2008					
3- 3.Nominal Capacitance (6) The Nominal Capacitance value is expressed in pico farads(pF) and Symbol (Ex.) Nominal Cap.								
is identifie	d by a three-digit number ; the first two digit	105	100000pF (1 μF)					
represent zero to fo	significant figures and the last digit specifies the number of	475	4700000pF (4.7 μF)					
		106	10000000pF (10 μF)					
	mperature Range ividual Specification.							
5- 1.Pretreatm	nce of the capacitor and its test condition shall be specified in ent st and measurements, the following pretreatment shall be app		ary.					
	reatment citors shall be kept in a temperature of 150+0/-10°C for 1 he or 48±4 hours, before initial measurement.	our and then sha	Il be stored in a room tem-					
	e Treatment ge shall be applied for 1 hour in the specified test condition 3 +/- 4 hours, before initial measurement.	and then shall be	stored in a room tempera-					
humidity of 4	nined are doubted a further test should be carried out at a ter							
7. Structure The structure	shall be in a monolithic form as shown in Fig. 1.							
	Fig. 1 Table 1							
		No. ① Dielec	Name					
		-	electrode					
		③ Subst	rate electrode					
			ediate electrode					
			al electrode					
Note ;								

CLASSIFICATION

SUBJECT

SPECIFICATION

No. 151S-	-EC	J-KG	S39E
PAGE	3	of	7

Multilayer Ceramic Chip Capacitors (EIA 0805)

High Capacitance (P/N : ECJ2F60J226M) Common Specification

No	Content	e	Table 2 Performance	Test Method
-	Appearance	S	There shall be no defects which affect	
1	Appearance		the life and use.	With a magnifying glass (3 times).
2	Dimensions		Shown in Individual Specification.	With slide calipers and a micrometer.
3	Dielectric Wit ing voltage	thstand-	There shall be no dielectric break- down or damage.	Test voltage : 250 % of rated voltage Apply a DC voltage of the above value for 1 t 5 seconds. Charge/discharge current shall be withi 50mA.
4	Insulation Resistance(I.R)	100/C MΩ min. (C : Nominal Cap. in μF)	Measuring voltage : Rated voltage Measuring voltage time : 60+/-5s Charge/discharge current shall be withi 50mA.
5	Capacitance		Shall be within the specified tolerance.	Measuring Measuring
6	Dissipation Factor (tan δ)	ctor	0.15 max.	Frequency Voltage 120Hz+/-20% 0.5+/-0.2Vrms
	-	Without	7 0	For the class2 Capacitors, perform the heat treatment in par. 5-1-1. Our Measurement instrument is shown in the Table 3.
7	Temperature Coefficient	Voltage Appli- cation	Temp. Char. X6S : Within +/- 22 %	Measure the capacitance at each stage b changing the temperature in the order of step to 4 shown in the table below. Calculate th rate of change regarding the capacitance a stage 3 as the reference. (Unit : °C Temp. Stage Char. 1 2 3 4 5 X6S 25+/-2 -55+/-3 25+/-2 105+/-2 25+/-2 Measuring Measuring Measuring Frequency Voltage 120Hz+/-20% 0.5+/-0.2Vrms
8	Adhesion		The terminal electrode shall be free from peeling or signs of peeling.	Solder the specimen to the testing jig shown is the figure., and apply a 5N force in the arror direction for 10 seconds.
			(continue)	
Note	;			

CLASSIFICATION

SPECIFICATION

No. 151S-ECJ-KGS39E PAGE

SUBJECT

Multilayer Ceramic Chip Capacitors (EIA 0805)

High Capacitance (P/N : ECJ2F60J226M) Common Specification

	Table 2										
No	Con	tents		Performance	Test Method						
9	Bending Strength	Appear- ance Capaci- tance		shall be no cracks and other nical damage. Change from the value before test. Within +/- 12.5 %	After soldering capacitor on the substrate 1 mm of bending shall be applied for 5 seconds. Bending speed : 1mm/s (shown in Fig. 3) 20 R 3 4 0 R 3 4 0 $R 3 4 5 \pm 2$ $R 5 \pm 2$						
10	Vibration Proof	Appear- ance Capaci- tance tan δ	mechar Shall be	hall be no cracks and other nical damage. within the specified tolerance. eet the specified initial value.	Solder the specimen to the testing jig shown in Fig. 2. Apply a variable vibration of 1.5 mm total amplitude in the 10 to 55 to10Hz vibration frequency range swept in 1 min. in 3 mutually perpendicular directions for 2 hours each, a total of 6 hours.						
11	Resis- tance to Solder Heat	Appear- ance Capaci- tance tan δ I.R. With-stand voltage	mechar Temp. Char. X6S Shall m Shall m There s	hall be no cracks and other nical damage. Change from the value before test. Within +/- 7.5 % eet the specified initial value. eet the specified initial value. hall be no dielectric break- r damage.	Solder both methodPreconditioning : Heat Temperature (See 5.1.1)/Class2Solder temperature : 270+/-5 °CDipping period : 3+/-0.5 sPreheat condition :OrderTemp.(°C)Period(s)180 to 1002150 to 200120 to 180Use solder H63A(JIS-Z-3282).For the flux, use rosin (JIS-K-5902) ethanol solution of a concentration of about 25% by weight. Use tweezers for the holder to dip the specimen. Recovery : 48+/-4 hours						
12	Solderabilit	iy	of both	han 95% of the soldered area terminal electrodes shall be I with fresh solder.	Solder temperature : 230+/-5 °C Dipping period : 4+/-1 s Dip the specimen in solder so that both terminal electrodes are completely submerged. Use solder H63A(JIS-Z-3282). For the flux use rosin (JIS-K-5902) of ethanol solution of a concentration of about 25 % by weight. Use tweezers for the holder to dip the specimen.						
Note	9;			(continue)							

CLASSIFICATION

SUBJECT

SPECIFICATION


No. 151S-	-EC	J-KG	S39E
PAGE	5	of	7

^{CT} Multilayer Ceramic Chip Capacitors (EIA 0805) High Capacitance (P/N : ECJ2F60J226M) Common Specification


DATE Aug 28, 2008


				Table 2					
No	lo Contents Performance					Test Method			
13	Temperature cycle	Appear- ance	There shall be no cracks and other mechanical damage.			Solder the specimen to the testing jig shown in Fig. 2. Condition the specimen to each			
		Capaci- tance	Temp.Change from the value before test.X6SWithin +/- 7.5 %		temperature from step 1 to 4 in this order for the period shown in the table below. Regard- ing this conditioning as one cycle, perform 5 cycles continuously.				
		tan δ		eet the specified initial value.		5 cycles continuously.			
		I.R. With-		eet the specified initial value.	Step	(°C)	(min.)		
		stand voltage		r damage.	1	Minimum operation temperature +/- 3	30+/-3		
		ronago			2	Room temperature	3 max.		
					3	Maximum operation temperature +/-5 Room temperature	30+/-3 3 max.		
						•			
						class2 capacitors, perform	m the heat		
						nt in par. 5-1-1. the measurement after te	st the		
						en shall be left to stand at			
						rature for the following pe			
					48+/-4 h				
14	Moisture Resistance	Appear- ance	There shall be no cracks and other mechanical damage.		treatme	For the class2 capacitors, perform the heat treatment in par. 5-1-1. Solder the specimen to the testing jig shown			
		Capaci- tance	Temp. Char.	Change from the value before test.	in Fig. 2.		ig jig shown		
			X6S	Within +/- 20 %	Test t	emperature : 40+/-2 °C			
		tan δ	0.25 ma	ЭХ.	Relative humidity : 90 to 95 % Test period : 500+24/0 h				
		I.R.	10/C MΩ min. (C : Nominal Cap. in μ F)		Before the measurement after test, the specimen shall be left to stand at room temper ture for the following period : 48+/-4 h				
15	Moisture Resistant	Appear- ance	There shall be no cracks and other Mechanical damage.		For the class2 capacitors, perform the heat treatment in par. 5-1-2.				
	Loading	Capaci- tance	Temp. Char.	Change from the value before test.	in Fig. 2	he specimen to the testin	ig jig shown		
			X6S	Within +/- 20 %	Test t	emperature : 40+/-2 °C			
		tan δ	0.25 ma	ax.		ive humidity : 90 to 95 % ed voltage : Rated voltage	e		
		I.R.	5/C MΩ	2 min.		(DC Voltage))		
				minal Cap. in μF)		ge/discharge current : wit period : 500+24/0 h	hin 50 mA.		
					Before the measurement after test, the spe- cimen shall be left to stand at room tempera- ture for the following period : 48+/-4 h				
				(continue)					


CLASS	No. 151S-ECJ-KGS39E										
SUBJE	ECT M	05)	PAGE 6 of 7								
	High Capa	Specification	DATE Aug 28, 2008								
	Table 2										
No	Conten	its		Performance	Test M	lethod					
16	High Tem- perature Re-	Appear- ance		hall be no cracks and other iical damage.	For the class2 capacit age						
	sistant Loading	Capaci- tance	Temp. Char. X6S	Change from the value be- fore test. Within +/- 20 %	treatment in par. 5-1-2. Solder the specimen to in Fig. 2.	the testing jig shown					
		tan δ	0.25 ma			ated temp. +/-3°C					
		I.R.	10/C M (C : Nor	Ω min. minal Cap. in $\mu F)$	Applied voltage : Rat (DC Charge/discharge cu Test period : 1000+4	Voltage) irrent : within 50 mA.					
					Before the measureme cimen shall be left to st ture for the following pe	and at room tempera- eriod : 48+/-4 h					
				esistance characteristic tests (te ure resistant loading), the same							
				Table 3							
				Our Standard Measuring Inst							
	suring Instrume			sion LCR Meter (Agilent Technol	ogies)						
Mea	suring Mode	Par	allel Mode	e							
Rec	ommended Measuring		034E Test	Fixture (Agilent Technologies)							
We v	ligh Cap Type, s vould appreciate	ignal volta e it if you	would co	e unable to be applied to depen nfirm whether High Cap Type i pplied or not. (For example, AL	s under the measurable	e environment or not by					



	IFICATION	SPECIFICATIONS		No. 151S-E0	CJ-SS018E						
SUBJEC	т	Multilayer Ceramic Chip Capacitor		PAGE	1 of 9						
		Common Specification (Precautions for Use)		DATE Ap	or. 1, 2008						
	 Precautions for Use The Multilayer Ceramic Chip Capacitors (hereafter referred to as "Capacitors") may fail in a short circuit mode in an open-circuit mode when subjected to severe conditions of electrical, environmental and/or mechanical stress beyond the specified "Rating and specified "Conditions" in the Specifications, resulting in burn out, flaming or glowing in the worst case. The following "Precautions for Safety" and "Application Notes" shall be taken in your major consideration for use. 										
2- 1.Cir	ircuit Design 1. Operating The spec temperatu Temperati	litions and Circuit Design n g Temperature and Storage Temperature cified "Operating Temperature Range" in the Specifications is ture rating. Every circuit mounting a Capacitor shall be ope ture Range". The Capacitors mounted on PCB shall be stored Temperature Range" in the Specifications.	erated within th	the specified	I "Operating						
2-1-2.	The Capa If voltage and AC vo In case of voltage	f Voltage application acitors shall not be operated exceeding the specified "Rated Volta e ratings are exceeded, the Capacitors could result in failure or voltages to the Capacitors, the designed peak voltage shall be wit of AC of pulse voltage, the peak voltage shall be within the specifi or fast rising pulse voltage is applied continuously even wit ing section before use. Such continuous application affects the lif	r damage. In ca ithin the specifie fied "Rated Volt ithin the "Rated	ase of applicated "Rated Vol Itage". If high d Voltage", of	ltage". Ih frequency						
2-1-3	short circu	Current mmended to equip the Capacitors with protection circuits for saf cuit with voltages such as secondary voltage, there will be a s or circuit boards might burn out.									
2-1-4.	When the temperatu temperatu approval.	ting of Capacitors ne Capacitors self-heat as a result of using AC or pulse v ures (25deg.C max.), make sure that the Capacitors' surface tem ure plus 20 deg.C (max.), or the maximum operating temperatur . Also, the temperature of the Capacitors' surface which vari- d under the operational mode of devices mounted on by the Capa	mperature does ure specified in ries with circuit	s not exceed to product spec	the ambient cification for						
2-1-5.	The Capa (1) Enviro (a) To (b) To (c) Un	on on Environmental Conditions acitors shall not be operated and / or stored under the following e conmental conditions to be exposed directly to water or salt water to be dew formation Inder conditions of corrosive gases such as hydrogen sulfide, sulf er severe conditions of vibration or impact beyond the specified co	lfurous acid, chl	nlorine and arr							
2-1-6.	 2-1-6. DC voltage characteristics The capacitance of Class 2 Capacitors has voltage dependency, contributing to big capacitance fluctuations in high DC voltage application. To secure specified capacitance, the following should be confirmed. (1) That the capacitance fluctuations caused by voltage application are within the capacitance range of a circuit used, or if the capacitance range of a circuit used is broad enough to maintain the Capacitors' functions. (2) DC voltage characteristics demonstrate, even if applied voltage is under the rated voltage, capacitance change rate increases with higher voltage (Capacitance down). Accordingly, when the Capacitors are used for circuits with narrow capacitance allowable range such as time constant circuits, we recommend to apply lower voltage upon due consideration on capacitance aging in addition to the above.										
Note ;	,										
		Panasonic Electronic Devices Co., Ltd.	APPROVAL C	CHECK T.Shinriki	DESIGN A.Konishi						







2-2-2. Design of Land Pattern

(1) Recommended land dimensions are shown below for proper amount of solder to prevent cracking at the time of excessive stress to the Capacitors due to increased amount of solder.

{ Recommended land dimensions (Ex.) }


[For High Capacitance, General Electronic Equipment, Low ProfileType, 100V·200V series,

630V series, High-Q Capacitors]


9

3 of

Apr. 1, 2008



						Unit in mm	
Size	Com	ponent	Dimension	а	b		
(EIA)	L	W	Т	a	b	С	
0201	0.6	0.3	0.3	0.2 to 0.3	0.25 to0.30	0.2 to 0.3	
0402	1.0	0.5	0.5	0.4 to 0.5	0.4 to 0.5	0.4 to 0.5	
0603	1.6	0.8	0.8	0.8 to 1.0	0.6 to 0.8	0.6 to 0.8	
0805	2.0	1.25	0.6 to 1.25	0.8 to 1.2	0.8 to 1.0	0.8 to 1.0	
1206	3.2	1.6	0.6 to 1.6	1.8 to 2.2	1.0 to 1.2	1.0 to 1.3	
1210	3.2	2.5	0.8 to 2.5	1.8 to 2.2	1.0 to 1.2	1.8 to 2.3	




 $\stackrel{a}{\Leftrightarrow}$ ⇔

Solder

resist

					Unit in mm
Compo	onent Di	mension		la la	
L	W	Т	а	D	С
1.25	2.0	0.85	0.5 to 0.7	0.5 to 0.6	1.4 to 1.9
1.6	3.2	0.85	0.8 to 1.0	0.6 to 0.7	2.5 to 3.0
	L 1.25	L W 1.25 2.0	1.25 2.0 0.85	L W T a 1.25 2.0 0.85 0.5 to 0.7	L W T a b 1.25 2.0 0.85 0.5 to 0.7 0.5 to 0.6

[Array Type]




<u>2 Array type</u>	
	
	SMD
<u>ال</u>	
a T	Land
•	(P)

							Unit in mm	
Size	Compo	onent Din	nension	0	b	0	Р	
(EIA)	L	W	Т	а	D	С	Г	
0805	2.0	1.25	1 25	0.85	0.55	0.5	0.2	0.4
4 Array	2.0	1.20	0.05	to 0.75	to 0.6	to 0.3	to 0.6	
1206	3.2	1.6	0.85	0.9	0.7	0.35	0.7	
4 Array		3.2	1.0	0.00	to 1.1	to 0.9	to 0.45	to 0.9

						U	Init in mm	
Size (EIA)			Component Dimension		а	b	С	Р
(EIA)	L	W	Т					
			0.6	0.3	0.45	0.3	0.54	
0504 2 Array	1.37	1.0	0.0	to 0.4	to 0.55	to 0.4	to 0.74	
	1.37 1.0	0.8	0.3	0.4	0.46	0.71		
			0.0	to 0.6	to 0.7	to 0.56	to 0.91	

(2) The size of lands shall be designed to be equal between the right and left sides. If the amount of solder on the right land is different from that on the left land, the component may be cracked by stress to one side of the component since the side with a larger amount of solder solidifies later at the time of cooling.



CLASSIFICATION		SPECIFICATION	5		No. 151S-ECJ-SS018E
BUBJECT	Mu	Iltilayer Ceramic Chip C	Capacitor		PAGE 4 of 9
	Commoi	n Specification (Precau	utions for Use)	DATE Apr. 1, 2008
PC boards. (1)S (2)S •Cd •Th	tion of sol older resis older resis omponents ne Capacit ne Capacit	esist der resist is effective in pre st shall be utilized to equalize st shall be used to divide the s are arranged closely. tor is mounted near a compo- tor is placed near a chassis.	e the amounts of pattern for the fo	solder on both sides. bllowing cases;	he amount of solder or
		Prohibited Applications ar			<u> </u>
Mixed mounting with a compon lead wires			ations lead wire of omponent with lead wires Sectional view	Improved application Solder resist	Sectional view
Arrangement near chassis		Chassis		Solder resist	Sectional view
Retrofitting of Component with wires	n lead	Soldering iron	Lead wire of Retrofitted component Sectional view	Solder resist	Sectional view
Lateral arranger	ment	Land	Portion to be excessively soldered		Solder resist
uniform stre should be d the PC boar (1) To minir	tors / con esses, or to one to avo d. nize mech or layout b		ectrodes at right from bending the	angles to the grid glov PC board after or dur a PC board, please fo	e or bending line. Thi ing placing/mounting o illow the recommended
Warp of	F	Prohibited layout		Recommended layou	ut the Capacitor
Circuit board				sidev	ways against the stressing direction
mechan position mountin (3) The ma the Cap	ical stres of a PC g position agnitude o acitors wh order of p	wing is for your reference s s near the dividing/brea board varies depending on of the Capacitors. If mechanical stress applie then the circuit board is divide bush back < slit < V-groov	king the d to Perforatio ed is		
Also ta	ake into	account the layout of e dividing/breaking method.		A Slit-	B ss A>B=C>D>E

CLASSIFICATIO	N	SPECIFICATIONS		No. 151S-ECJ-SS018E
SUBJECT	Mu	Itilayer Ceramic Chip Capacitor		PAGE 5 of 9
	Commo	n Specification (Precautions for Use)	DATE Apr. 1, 2008
If comp compor Solder should 3. Precautions fc 3- 1.Storage (1) The Ca conditio (2) If store hydroge In additi and ree (3) Do not more th (4) The Ca capacita dielectrit time of s (5) When th then sul 3- 2.Chip Mount (1) When n impact I nozzles (2) Mainten (3) If the bo time of n The follo (a) Set (c) For beno show (d) Adju (4) The clos of positi mechan (5) Maximu	nents are affi balls. Each be carefully de or Assembly pacitors before ons of high tem d in a place en chloride and ion, storage in els. and compon store compone tan 6 months b apacitors of hig ance with the ic materials. The shipping. (Se he initial capace bjected to ordin ting Consideration nounting the C loads such as a the time of nance and insp ottom dead cer mounting. owing precauti and adjust the ecting the warp the pushing for double surface ding of the PC win in the table ust the vacuum sing dimensior ioning chucks nical impact at further and storke of the	anged in too narrow spaces, the ected by Solder bridges and space between components itermined. e mounting on PCB shall be stored between perature and humidity. that is humid, dusty, or contains corrosive ammonia, etc.), the solderability of terminal a place subjected to heating and/or expose nent sticking to tapes, both of which can resu- ents longer than 6 months. Check the solde efore use. gh dielectric constant series (Class 2, Char passage of time, "Capacitance aging", du he changed capacitance can be recovered to 2. Operating Condition and Circuit Design, citance is measured, the Capacitors shall be nary temperature and humidity for 48±4 hou tion capacitors/components on a PC board, the capacitors for Chip Mounter must be performed net of the vacuum nozzle is too low, the Cap ons and recommendations are for your refere a bottom dead center of the vacuum nozzle of the PC board. rece of the vacuum nozzle at the time of mour e mounting, apply a supporting pin on the r board in order to minimize the impact of th	e gasses (hydrogen s electrodes may deterio d to direct sunlight will ult in mounting problems erability of products that racteristic B,X7R,X5R ie to the inherent chai by heat treatment to e , 2-1-7. Capacitance ag e heat-treated at 150+0 urs before measuring the capacitor bodies shall to g, pushing force and di l regularly. bacitor is cracked by an ence in use. es to the upper surface hting to 1 to 3 N in station rear surface of the PC ne vacuum nozzles. The the time of mounting is and the maintenance, ch oping or cracking of the g chucks. imum bending of PC b	 RH, not under severe sulfide, sulfurous acid, orate. cause deformed tapes s. t have been stored for and F,Y5V) change in racteristics of ceramic ach initial value at the ing) D/-10°C for 1 hour and e initial value. be free from excessive isplacement of vacuum excessive force at the of the PC board after c load. board to suppress the e typical examples are not too low. becks and replacement Capacitors caused by
		Prohibited mounting	Recommende	ed mounting
Single moun	e surface ting	Crack	Supporting 🗔 be n	supporting pin must not ecessarily positioned eath the capacitor.
Doubl moun	le surface ting	Separation of solder	Supporting	
Note ;				

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS018E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 6 of 9
	Common Specification (Precautions for Use)	DATE Apr. 1, 2008

3-3.Selection of Soldering Flux

- Soldering flux may seriously affect the performance of the Capacitors. The following shall be confirmed before use. (1) The soldering flux should have a halogen based content of 0.1 wt. % (converted to chlorine) or below. Do not use soldering flux with strong acid.
- (2) When applying water-soluble soldering flux, wash the Capacitors sufficiently because the soldering flux residue on the surface of PC boards may deteriorate the insulation resistance on the Capacitor's surface.

3-4.Soldering

3-4-1. Reflow soldering


The reflow soldering temperature conditions are each temperature curves of Preheating, Temp. rise, Heating, Peak and Gradual cooling. Large temperature difference caused by rapid heat application to the Capacitors may lead to excessive thermal stresses, contributing to the thermal cracks. The Preheating temperature requires controlling with great care so that tombstone phenomenon may be prevented.

	Temperature	Period or Speed
①Preheating	140 to 180 °C	60 to 120 s
②Temp. rise	Preheating temp. to Peak temp.	2 to 5 °C/s
③Heating	220 °C min.	60 s max.
④Peak	260 °C max.	10 s max.
5 Gradual cooling	Peak temp. to 140 $^\circ\!\mathrm{C}$	1 to 4 °C/s

The rapid cooling (forced cooling) during Gradual cooling part should be avoided, because this may cause defects such as the thermal cracks, etc.

When the Capacitors are immersed into a cleaning solvent, confirm that the surface temperature of the devices does not exceed 100°C.

Performing reflow soldering twice under the conditions shown in the figure above [Recommended profile of Reflow soldering (EX)] will not cause any problems. However, pay attention to the possible warp and bending of the PC board.



\langle Allowable temperature difference $\Delta T \rangle$				
Size	Temp. Tol.			
0201 to 1206	∧T≤ 150 °C			
0508, 0612, 0504	$\Delta I \ge 150$ C			
1210	∆T≦ 130 °C			

on the soldering tip.) oom ambient temper llowable temperature Size	d be avoided. the devices and the ti ature.
cial care. nal electrodes should in the core. e Gradient" between on the soldering tip.) oom ambient tempera llowable temperature Size	DATE Apr. 1, 2008 we thermal stresses d be avoided. the devices and the ti ature. difference ΔT Temp. Tol.
cial care. nal electrodes should in the core. e Gradient" between on the soldering tip.) oom ambient tempera llowable temperature Size	d be avoided. the devices and the ti ature. $\frac{1}{10000000000000000000000000000000000$
e Gradient" between on the soldering tip.) oom ambient tempera llowable temperature Size	ature. e difference ∆T> Temp. Tol.
Size	Temp. Tol.
Size	Temp. Tol.
0201 to 1206 508, 0612, 0504 1210	∆T≦ 130 °C
	ow: ninal electrodes of th soldering iron tip to th
neating Condition	
08, 0504 1206 to	1210 , 0612
	0 °C max.
ϕ 3mm max.	
3s max.	ent. This may deteriora nay impair the electric of terminal electrodes t
	excessive cleaning n

CLASSIFICATION	SPECI	FICATIONS		No. 151S-ECJ-SS018E		
SUBJECT Multilayer Ceramic Chip Capacitor PAGE 8						
Comr	non Specificatio	on (Precautions for Use)		DATE Apr. 1, 2008		
	ble soldering flux sin soldering flux.	may have more remarkable ten	dencies of (a) and ((b) above compared to		
 (2) Excessive cleaning can lead to: (a) Overuse of ultrasonic cleaning may deteriorate the strength of the terminal electrodes or cause cracking in the solder and/or ceramic bodies of the Capacitors due to vibration of the PC boards. Please follow these conditions for Ultrasonic cleaning:						
3-5-3. Contamination of Cleaning solvent Cleaning with contaminated cleaning solvent may cause the same results as insufficient cleaning due to the high density of liberated halogen.						
shall not be applied to (1) Mounted PC board span 0.5mm max. (2) Confirm that the me	the PC board or m s shall be support easuring pins have	ed with measuring terminal pins nounted components, to prevent ed by an adequate number of si e the right tip shape, are equal ir erence to avoid bending the PC I	failure or damage to upporting pins with b height and are set i	the devices. bend settings of 90 mm		
		Prohibited setting	Recomme	ended setting		
Bending of PC boa	rd Check Separate		Check pin			
 moisture and dust, it sused, in order that the that expand or shrink a 3- 8. Dividing/Breaking of Pt (1) Abnormal and exc shown below can ce (2) Dividing/Breaking a speed by using a j from mechanical data (3) Examples of PCB of When PC boards a the bending 	shall be confirmed reliability of the C also may lead to da C Boards cessive mechanica ause cracking in the of the PC boards ig or apparatus to amage. dividing/breaking ji re broken or divide	shall be done carefully at mo prevent the Capacitors on the l	ich is corrosive or c at may not be influen le curing process. E torsion derate boards T tooards te to the jig to minimize	hemically active is not ced. Coating materials Bending Forsion Corsion Cartes a construction Corsion Cartes a construction Cartes a construction Corsion Cartes a construction Cartes a construction Carte		
stress on the mour of the Capacitors o	ted plane, in order r other parts mour	r to prevent tensile stress induce ted on the PC boards.	d by the bending, w	hich may cause cracks		
Outline o	f Jig _V-groove	Prohibited dividing		nended dividing		
PC board	PC board splitting jig	Load directi Load position PC board V-groove	PC board	A-groove		
Note ;						

CLASSIFICATIO	JN SPECIFICATIONS	151S-ECJ-	SS018E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE	of 9
	Common Specification (Precautions for Use)		1, 2008
4. Other	 apacitors shall be free from any excessive mechanical impact. apacitor body is made of ceramics and may be damaged or cracked ped. use a Capacitor which has been dropped; their quality may be ed and failure rate increased. handling PC boards with Capacitors mounted on them, do not allow upacitors to collide with another PC board. mounted PC boards are handled or stored in a stacked state, impact en the corner of a PC board and the Capacitor may cause damage or ng and can deteriorate the withstand voltage and insulation ince of the Capacitor. 	Floor	rack
	mounting conditions, please contact us.		
	for Use above are from		
Ceran	Technical Report EIAJ RCR-2335 Caution Guide Line for Operation of F nic Capacitors for Electronic Equipment by Japan Electronics and Informat tries Association (March 2002 issued)		
Please refer	to above technical report for details.		
Note ;			

CLASSFICATION	
---------------	--

SPECIFICATIONS

1

No.

SUBJECT PAGE Multilayer Ceramic Chip Capacitor (Size:0201 to 1812) **Packaging Specifications**

1. Scope

This specification applies to taped and reeled packing for Multilayer ceramic chip capacitors Size: EIA 0201, EIA 0402, EIA 0603, EIA 0805, EIA 1206, EIA 1210 and EIA 1812.

2. Applicable Standards

- EIAJ (Electric Industries Association of Japan) Standard EIAJ RC-1009B
- JIS (Japanese Industrial Standard) Standard JIS C 0806

3. Packing Specification

3-1.Structure and Dimensions

Paper taping packaging is carried out according the following diagram

- 1) Carrier tape : Shown in Fig. 6.
- 2) Reel : Shown in Fig. 7.
- 3) Packaging : We shall pack suitably in order prevent damage during transportation or storage.

3-2.Packing Quantity

		Carrier-Tape			Quantity (pcs./reel)	
Size	Thickness of		Taping	<i>ø</i> 180mn	n Reel	<i>ø</i> 330mm	n Reel
OIZC	Capacitor(mm)	Material	Pitch	Packaging Code	Quantity	Packaging Code	Quantity
0201	0.30 +/- 0.03	Paper Tape (Press Carrier Tape)	2mm	E	15000		
0402	0.50 +/- 0.05		2mm	E	10000	W	50000
0603	0.8 +/- 0.1 0.80 +/- 0.15	Paper Tape (Punch Carrier Tape)	4mm	V	4000	Z	10000
	0.6 +/- 0.1	(Funch Carnel Tape)	4mm	V	5000	Z	20000
	0.85 +/- 0.10		4mm	V	4000	Z	10000
0805	1.25 +/- 0.10 1.25 +/- 0.15 1.25 +/- 0.20	Embossed Tape	4mm	F	3000		-
	0.6 +/- 0.1	Paper Tape	4mm	V	5000	Z	20000
1206	0.85 +/- 0.10	(Punch Carrier Tape)	4mm	V	4000	Z	10000
1200	1.15 +/- 0.10		4mm	F	3000		
	1.6 +/- 0.2		4mm	Y	2000		
1210	2.0 +/- 0.2	Embossed Tape	4mm	Y	2000		
1210	2.5 +/- 0.3		4mm	Y	1000		
1812	2.5 +/- 0.3		8mm	Y	500		

Explanation of Part Numbers (Example)

ECJ 1C 104 В Κ 1 V Packaging Code


3-3.Marking on the Reel


The following items are described in the side of a reel in English at least.

- 1) Part Number
- 2) Quantity
- 3) Lot Number

4) Place of origin

Note; APPROVAL CHECK DESIGN Panasonic Electronic Devices Co., Ltd. Y.Sakaguchi T.Kawamura A.Konishi





No. 151S-ECJ-SV045E CLASSFICATION **SPECIFICATIONS** SUBJECT PAGE Multilayer Ceramic Chip Capacitor (Size:0201 to 1812) 4 of 6 DATE **Packaging Specifications** Sep. 13, 2006 (b) Size 0402 : 2mm pitch for Paper tape (Punch Carrier Tape) φDO <u>Feeding hole</u> Chip pocket Code Dimension t 1 W 8.0 +/- 0.2 3.50 +/- 0.05 F 1.75 +/- 0.10 Е P₁ 2.00 +/- 0.05 2.00 +/- 0.05 ш P_2

Ρ0

⊕册⊕₽₽

<u>P1 P2</u>

1 i

(c) Size 0603, 0805 and 1206 : 4mm pitch for Paper tape (Punch Carrier Tape)

ᠳ᠆ᠿ᠆᠊ᡛᡰ᠆᠊ᠻ᠋᠆᠊ᡏᢁ

<u>Chip cap</u>

0402

0.62 +/- 0.05


1.12 +/- 0.05

<u>t 2</u>

A B

Code

Size



Code	Dimension
W	8.0 +/- 0.2
F	3.50 +/- 0.05
Е	1.75 +/- 0.10
P ₁	4.0 +/- 0.1
P ₂	2.00 +/- 0.05
P ₀	4.0 +/- 0.1
ϕD_0	1.5 +0.1/0
t ₁	1.2 max.
t ₂	1.5 max.
	Unit : mm

 P_0

 ϕD_0

t1

t₂

Tape running

direction

4.0 +/- 0.1

1.5 +0.1/0

0.7 max.

1.0 max.

Unit : mm

Size Code	0603	0805	1206
А	1.05 +/- 0.10	1.65 +/- 0.20	2.0 +/- 0.2
В	1.85 +/- 0.10	2.4 +/- 0.2	3.6 +/- 0.2


CLASSFICATION

SPECIFICATIONS

No. 151S-ECJ-SV045E PAGE 5 of 6 DATE Sep. 13, 2006

SUBJECT Multilayer Ceramic Chip Capacitor (Size:0201 to 1812) Packaging Specifications

(d) Size 0805, 1206 and 1210: 4mm pitch for Embossed tape




Dimer 8.0 +/- 3.50 +/- 1.75 +/- 4.0 +/- 2.00 +/- 4.0 +/- 1.5 +(-	- 0.2 - 0.05 - 0.10 - 0.1 - 0.05 - 0.1		
3.50 +/- 1.75 +/- 4.0 +/- 2.00 +/- 4.0 +/-	- 0.05 - 0.10 - 0.1 - 0.05 - 0.1		
1.75 +/- 4.0 +/- 2.00 +/- 4.0 +/-	- 0.10 - 0.1 - 0.05 - 0.1		
4.0 +/- 2.00 +/- 4.0 +/-	- 0.1 - 0.05 - 0.1		
2.00 +/	- 0.05 - 0.1		
4.0 +/	- 0.1		
15+0) 1/0		
		ze0805	2.5
		ze1206	max.
Size1210	3.5		
	max.		
	0.6 m ze0805 ze1206		


Unit : mm

Size Code	0805	1206	1210
A	1.55 +/- 0.20	1.9 +/- 0.2	2.8 +/- 0.2
В	2.35 +/- 0.20	3.5 +/- 0.2	3.5 +/- 0.2

(e) Size: 1812 : 8mm pitch for Embossed tape



1812	
3.6 +/- 0.3	
4.9 +/- 0.3	



单击下面可查看定价,库存,交付和生命周期等信息

>>Panasonic(松下)