.....

Issue No. :	 ECJ08082910
Date of Issue :	August 29.2008
Classification :	 ■ New □ Changed

PRODUCT SPECIFICATION FOR APPROVAL

Product Description	:	Multilayer Ceramic Chip Capacitors
Product Part Number	:	ECJHVB1C475K
		(1206 / $X5R$ / 16 V / 4.7 uF / Thickness: 0.95 mm max.)

Customers Part Number	:	
Country of Origin	:	Japan
Applications	:	Consumer Type Electric Equipment

XIf you approve this specification, please fill in and sign the below and return 1 copy to us.

Approval No	:		
Approval Date	:		
Excecuted by	:		
	-	(signature)	
Title	:		
Dept.	:		

Prepared by : Engineering Section Capacitor Business Unit Phone: +81-123-23-8149 (Direct) Panasonic Electronic Devices Co., Ltd. Fax : +81-123-22-4191 (Direct) 25.Kohata-nishinaka..Uji City, Kyoto, Japan Contact Person aguch Title : Phone : +81-774-32-1111(Representative) Authorized by Title : nager of Engineering If there is a question, please ask the engineering section about it directly.

CLASSIFICATIO	N SPECIFACATION	No. 151S-ECJ-KMS45E
SUBJECT	Multilayer Ceramic Chip Capacitors (EIA 1206)	PAGE 1 of 1
Low	Profile type (P/N:ECJHVB1C475K) Individual Specification	DATE Aug 28, 2008
1 0		

1. Scope

This specification applies to Low Profile type Multilayer Ceramic Chip Capacitors (EIA 1206), Temp. Char:X5R, Rated voltage DC16 V, Nominal Capacitance 4.7 μ F.

2. Style and Dimensions




	Table 1
Symbol Dimensions(mm	
L	3.2 +/- 0.2
W	1.6 +/- 0.2
Т	0.85 +/- 0.10
L1,L2	0.6 +/- 0.3

3. Operating Temperature Range / Storage Temperature Range


Table 2			
	Temperature Characteristics	Operating Temp. Range.	Storage Temperature Range
Class2	X5R	-55 to 85 °C	-55 to 85 °C

4. Individual Specification

Table 3	3

Part Number	Rated Voltage	Temp. Char.	Nominal Capacitance	Cap. Tolerance
ECJHVB1C475K	DC 16 V	X5R	4.7 μF	+/-10 %

5. Explanation of Part Numbers



6. Temperature Characteristics

Temp. Char.	Capacitance Change rate from Temperature		Measurement	Reference
Code	Temp. Char.	Without voltage application	Temperature Range	Temperature
В	X5R	+/-15 %	-55 to 85 °C	25 °C

7. Soldering method

Flow soldering shall not be applied.

Note ;				
	Panasonic Electronic Devices Co., Ltd.	APPROVAL T.Kawamura	CHECK T.Shinriki	DESIGN A.Konishi

CLASSIFICATION	SPECIFICATION	No. 151S-ECJ-KGS45E
SUBJECT Multila	ayer Ceramic Chip Capacitors (EIA 1206)	PAGE 1 of 7
Low Profile typ	e (P/N : ECJHVB1C475K) Common Specification	DATE Aug 28, 2008
I. Information 1- 1.Applicable laws and r (1) Any ozone-deple	egulations ting substances listed in the Montreal Protocol are not used in the	e manufacturing processes for
parts and materia	Is used in this product. Ire intentionally excluded from materials used in this product.	
. ,	used in this product are registered materials under the Law Concondent nufacture and Handling of Chemical Substances.	erning Examination and
	plies with the RoHS, DIRECTIVE 2002/95/EC on the Restriction n electrical and electronic equipment.	of the use of certain Hazard-
(5) This product is ex Exchange and Fo	xported with export procedures under export related laws and regoreign Trade Law.	ulations such as the Foreign
information & commu safety because the t separate specificatio •Aerospace / Airc	ons signed and manufactured for general-purpose electronic equipm unication equipment. When the following applications, which are rouble or malfunction of this product may threaten the lives and ns suitable for the application should be exchanged. raft equipment, Warning / Antitheft equipment, Medical equipmer Ship and Vessel), Highly public information processing equipm	e required higher reliability and d/or properties, are examined nt, Transport equipment (Moto
	onic Devices Japan Co., Ltd. onic Devices (Tianjin) Co., Ltd. (PEDTJ)	
	lies to Low Profile type Multilayer Ceramic Chip Capacitors (P/N e between this common specification and any individual specifica cations.	
tion & communication		
ing the life end.	ations may accelerate performance deterioration or short/open c	

Adequate safety shall be ensured especially for product design required a high level of safety with the following considerations.

- 1)Previously examine how a single trouble in this product affects the end product.
- 2)Design a protection circuit as Failsafe-design to avoid unsafe system resulting from a single trouble with this product.

Whenever a doubt about safety arises from this product, immediately inform us for technical consultation without fail, please.

- 2- 3. This specification is a part of contract documents pertaining to the trade made by and between your company and Matsushita Electric Industrial Co., Ltd.
- 3. Part Number Code

artivaribei	oouc					
ECJ	Н	V	В	1C	475	K
(1)	(2)	(3)	(4)	(5)	(6)	(7)

3- 1.Common Code (1) ECJ : Multilayer Ceramic Chip Capacitors

3-2.Size (2), Packaging Styles (3), Temperature Characteristic (4), Rated Voltage (5), Capacitance Tolerance (7) : Shown in Individual Specification.

Note ;

	APPROVAL	CHECK	DESIGN
Panasonic Electronic Devices Co., Ltd.	T.Kawamura	T.Shinriki	A.Konishi

CLASSIFICATION	SPECIFICATION			No. 151S-ECJ-KGS45E				
SUBJECT	Multilayer Ceramic Chip Capacitors (EIA 1206	3)		PAGE 2 of 7				
Low Pro	Low Profile type (P/N : ECJHVB1C475K) Common Specification							
3- 3.Nominal Capa	acitance (6)			Aug 28, 2008				
The Nominal	Capacitance value is expressed in pico farads(pF) and			Nominal Cap.				
	y a three-digit number ; the first two digit nificant figures and the last digit specifies the number o	f 105		100000pF (1 μF) 470000pF (4.7 μF)				
zero to follow		106		4700000pF (4.7 μF) 1000000pF (10 μF)				
4. Operating Tempe Shown in Individe								
5-1.Pretreatment	e of the capacitor and its test condition shall be specified nd measurements, the following pretreatment shall be ap		necessa	ıry.				
	tment rs shall be kept in a temperature of 150+0/-10°C for 1 l8±4 hours, before initial measurement.	hour and the	en shall	be stored in a room tem-				
	eatment shall be applied for 1 hour in the specified test conditior - 4 hours, before initial measurement.	n and then s	hall be	stored in a room tempera-				
humidity of 45 to	e specified, all test and measurements shall be made at 75%. d are doubted a further test should be carried out at a t	-						
7. Structure The structure sha	all be in a monolithic form as shown in Fig. 1.							
	Fig. 1 Table 1	No	r	Nama				
~		No.	Dielect	Name				
		2		lectrode				
				ate electrode				
		<u>4</u> 5		ediate electrode				
T T								
Note ;								

CLASSIFICATION

SUBJECT

SPECIFICATION

No. 151S	-EC	J-KG	S45E	_
PAGE	3	of	7	

ECT Multilayer Ceramic Chip Capacitors (EIA 1206) Low Profile type (P/N : ECJHVB1C475K) Common Specification

١o	Content	s	Performance	Test Method		
1	Appearance	-	There shall be no defects which affect the life and use.			
2	Dimensions		Shown in Individual Specification.	With slide calipers and a micrometer.		
3	Dielectric Withstand- ing voltage				There shall be no dielectric break- down or damage.	Test voltage : 250 % of rated voltage Apply a DC voltage of the above value for 1 5 seconds. Charge/discharge current shall be with 50mA.
4	Insulation Resistance(I.R.)		500/C MΩ min. (C : Nominal Cap. in μF)	Measuring voltage : Rated voltage Measuring voltage time : 60+/-5s Charge/discharge current shall be with 50mA.		
5	Capacitance		Shall be within the specified tolerance.	Measuring Measuring		
6	Dissipation Factor		0.1 max.	Frequency Voltage		
	(tan δ)			1 kHz+/-10 % 1.0+/-0.2 Vrms		
				For the class2 Capacitors, perform the here treatment in par. 5-1-1. Our Measurement instrument is shown in the Table 3.		
7	Temperature Coefficient	Without Voltage Appli- cation	Temp. Char. X5R : Within +/- 15 %	Measure the capacitance at each stage to changing the temperature in the order of step to 4 shown in the table below. Calculate the rate of change regarding the capacitance stage 3 as the reference. (Unit : °C Temp. Char. 1 2 3 4 5 X5R 25+/-2 -55+/-3 25+/-2 85+/-2 25+/-2		
				MeasuringMeasuringFrequencyVoltage1 kHz+/-10 %1.0+/-0.2 Vrms		
8	Adhesion		The terminal electrode shall be free from peeling or signs of peeling.	Solder the specimen to the testing jig shown the figure., and apply a 5N force in the arro direction for 10 seconds.		
			(continue)			
			(00111100)			

CLASSIFICATION

SPECIFICATION

No. 151S-	-ECJ	-KG	S45E
PAGE			-

4

SUBJECT

Multilayer Ceramic Chip Capacitors (EIA 1206) Low Profile type (P/N : ECJHVB1C475K) Common Specification

					- Aug 20, 2000		
			1	Table 2			
No			Contents Performance		Test Method		
9	Bending Strength	Appear- ance Capaci- tance		shall be no cracks and other ical damage. Change from the value before test. Within +/- 12.5 %	After soldering capacitor on the substrate 1 mm of bending shall be applied for 5 seconds. Bending speed : 1mm/s (shown in Fig. 3) 20 R 3 4 0 R 3 0		
10	Vibration Proof	Appear- ance Capaci- tance tan δ	mechan Shall be	hall be no cracks and other ical damage. within the specified tolerance. eet the specified initial value.	Solder the specimen to the testing jig shown in Fig. 2. Apply a variable vibration of 1.5 mm total amplitude in the 10 to 55 to10Hz vibration frequency range swept in 1 min. in 3 mutually perpendicular directions for 2 hours each, a total of 6 hours.		
11	Resis- tance to Solder Heat	Appear- ance Capaci- tance tan δ I.R. With-stand voltage	mechan Temp. Char. X5R Shall me Shall me There s	hall be no cracks and other ical damage. Change from the value before test. Within +/- 7.5 % eet the specified initial value. eet the specified initial value. hall be no dielectric break- damage.	Solder both methodPreconditioning : Heat Temperature (See 5.1.1)/Class2Solder temperature : 270+/-5 °CDipping period : $3+/-0.5$ sPreheat condition :OrderTemp.(°C)Period(s)180 to 1002150 to 200120 to 180Use solder H63A(JIS-Z-3282).For the flux, use rosin (JIS-K-5902) ethanol solution of a concentration of about 25% by weight. Use tweezers for the holder to dip the specimen. Recovery : 48+/-4 hours		
12	12 Solderability		of both t	an 95% of the soldered area terminal electrodes shall be with fresh solder.	Solder temperature : 230+/-5 °C Dipping period : 4+/-1 s Dip the specimen in solder so that both terminal electrodes are completely submerged. Use solder H63A(JIS-Z-3282). For the flux use rosin (JIS-K-5902) of ethanol solution of a concentration of about 25 % by weight. Use tweezers for the holder to dip the specimen.		
				(continue)			
Note	;						

CLASSIFICATION

SUBJECT

SPECIFICATION

No. 151S-	EC	J-KG	S45E	=
PAGE	5	of	7	


^{CT} Multilayer Ceramic Chip Capacitors (EIA 1206) Low Profile type (P/N : ECJHVB1C475K) Common Specification

DATE Aug 28, 2008


				Table 2				
No	Conter	nts		Performance		Test Method		
13	Temperature cycle	Appear- ance	There shall be no cracks and other mechanical damage.			Solder the specimen to the testing jig shown in Fig. 2. Condition the specimen to each		
		Capaci- tance	Temp. Char.	Change from the value before test.	-	temperature from step 1 to 4 in this of the period shown in the table below. F		
			X5R	Within +/- 7.5 %	 ing this conditioning as one cycle, perform 5 cycles continuously. 			
		tan δ		neet the specified initial value.	lemperature Pe		Period	
		I.R.		neet the specified initial value.	Siep	(°C)	(min.)	
		With- stand		shall be no dielectric break- r damage.	1	Minimum operation temperature +/- 3	30+/-3	
		voltage			2	Room temperature	3 max.	
					3	Maximum operation temperature +/-5	30+/-3	
					4	Room temperature	3 max.	
						class2 capacitors, perform	m the heat	
						nt in par. 5-1-1.		
						he measurement after te	,	
						en shall be left to stand at		
					temperature for the following period : 48+/-4 h			
14	Moisture Resistance	Appear- ance		There shall be no cracks and other mechanical damage.		For the class2 capacitors, perform the heat treatment in par. 5-1-1. Solder the specimen to the testing jig shown		
		Capaci- tance	Temp. Char.	Change from the value before test.	in Fig. 2		g jig snown	
			X5R	Within +/- 12.5 %	Test temperature : 40+/-2 °C Relative humidity : 90 to 95 % Test period : 500+24/0 h			
		tan δ	0.15 m	ax.				
		I.R.		50/C M Ω min. (C : Nominal Cap, in uE) Before the measurem		the measurement after ter hall be left to stand at roc the following period :		
15	Moisture Resistant	Appear- ance		shall be no cracks and other nical damage.	For the class2 capacitors, perfo treatment in par. 5-1-2.		rm the heat	
	Loading	Capaci- tance	Temp. Char.	Change from the value before test.	_ Solder t in Fig. 2	he specimen to the testin	g jig shown	
			X5R	Within +/- 12.5 %	Test t	emperature : 40+/-2 °C		
		tan δ	0.15 m		Relat	ive humidity : 90 to 95 % ed voltage : Rated voltage	9	
		I.R.	25/C M			(DC Voltage)		
			(C : No	minal Cap. in μF)		ge/discharge current : wit period : 500+24/0 h	1111 OU MA.	
	cimen shall be left to				the measurement after ter hall be left to stand at roc the following period : '-4 h			
		í		(continue)				


Note ;


									GS45E	
SUBJECT Multilayer Ceramic Chip Capacitors (EIA 1206)								6 of		
		•		HVB1C475K) Со		,	DATE	Aug 28		
		-		Table	<u>-</u> 2			7 lug 20	, 2000	
No	Conter	nts		Performance	5 Z	Test M	Method			
16	High Tem-	Appear-	There sha	all be no cracks and	d other	For the class2 capaci		form the	volt-	
	perature Re- sistant	ance	mechanic	cal damage.		age treatment in par. 5-1-2.				
	Loading	Capaci-		Change from the fore test.	value be-	Solder the specimen to		ing jig sh	own	
		tance		Within +/- 12.5 %		in Fig. 2.				
		tan δ	0.15 max			Test temperature :	atod tom	o. +/-3°C		
		I.R.	50/C MΩ	min.		Applied voltage : 200	0% of Ra	ited voltag	ge	
			(C : Nom	inal Cap. in μF)		DC) Charge/discharge כנ	CVoltage urrent : w		nA.	
						Test period : 1000+4				
						Before the measureme				
						cimen shall be left to si ture for the following pe			oera-	
						mperature cycle, moistu	ire resist	ance,		
moist	ure resistant loa	iding, high	n temperatur	e resistant loading)	, the same	tests shall be performed	for the c	capacitor	itself.	
				Table						
			70 4 41 1 / / /	Our Standard Mea	-					
	suring Instrume			MHz Capacitance M	leter (Agilei	nt lechnologies)				
Mea	suring Mode	Pa	rallel Mode							
Rec	ommended Measuring		034E Test F	ixture (Agilent Tech	nologies)					
	Measuring	JIG								
						ding on conditions of me s under the measurable				
						C function is ON, HPA is			not by	



	IFICATION	SPECIFICATIONS		No. 151S-E0	CJ-SS018E
SUBJEC	т	Multilayer Ceramic Chip Capacitor		PAGE	1 of 9
		Common Specification (Precautions for Use)		DATE Ap	or. 1, 2008
	an open-cir beyond the glowing in t	Use ayer Ceramic Chip Capacitors (hereafter referred to as "Capacito ircuit mode when subjected to severe conditions of electrical, er e specified "Rating and specified "Conditions" in the Specificat the worst case. The following "Precautions for Safety" and "Ap sideration for use.	environmental a ations, resulting	in a short circ and/or mecha g in burn out,	cuit mode in anical stress t, flaming or
2- 1.Cir	ircuit Design 1. Operating The spec temperatu Temperati	litions and Circuit Design n g Temperature and Storage Temperature cified "Operating Temperature Range" in the Specifications is ture rating. Every circuit mounting a Capacitor shall be ope ture Range". The Capacitors mounted on PCB shall be stored Temperature Range" in the Specifications.	erated within th	the specified	I "Operating
2-1-2.	The Capa If voltage and AC vo In case of voltage	f Voltage application acitors shall not be operated exceeding the specified "Rated Volta e ratings are exceeded, the Capacitors could result in failure or voltages to the Capacitors, the designed peak voltage shall be wit of AC of pulse voltage, the peak voltage shall be within the specifi or fast rising pulse voltage is applied continuously even wit ing section before use. Such continuous application affects the lif	r damage. In ca ithin the specifie fied "Rated Volt ithin the "Rated	ase of applicated "Rated Vol Itage". If high d Voltage", of	ltage". Ih frequency
2-1-3	short circu	Current mmended to equip the Capacitors with protection circuits for saf cuit with voltages such as secondary voltage, there will be a s or circuit boards might burn out.			
2-1-4.	When the temperatu temperatu approval.	ting of Capacitors ne Capacitors self-heat as a result of using AC or pulse v ures (25deg.C max.), make sure that the Capacitors' surface tem ure plus 20 deg.C (max.), or the maximum operating temperatur . Also, the temperature of the Capacitors' surface which vari- d under the operational mode of devices mounted on by the Capa	mperature does ure specified in ries with circuit	s not exceed to product spec	the ambient cification for
2-1-5.	The Capa (1) Enviro (a) To (b) To (c) Un	on on Environmental Conditions acitors shall not be operated and / or stored under the following e conmental conditions to be exposed directly to water or salt water to be dew formation Inder conditions of corrosive gases such as hydrogen sulfide, sulf er severe conditions of vibration or impact beyond the specified co	lfurous acid, chl	nlorine and arr	
2-1-6.	The capac high DC v (1) That th used, (2) DC vc chang for circ	ge characteristics acitance of Class 2 Capacitors has voltage dependency, contribu- voltage application. To secure specified capacitance, the following the capacitance fluctuations caused by voltage application are w , or if the capacitance range of a circuit used is broad enough to r voltage characteristics demonstrate, even if applied voltage is ge rate increases with higher voltage (Capacitance down). Accoun- rcuits with narrow capacitance allowable range such as time con r voltage upon due consideration on capacitance aging in addition	ng should be con within the capac maintain the Ca under the rate ordingly, when the nstant circuits, v	onfirmed. citance range apacitors' fun ed voltage, c the Capacitor we recommer	e of a circuit nctions. capacitance rs are used
Note ;	,				
		Panasonic Electronic Devices Co., Ltd.	APPROVAL C	CHECK T.Shinriki	DESIGN A.Konishi







2-2-2. Design of Land Pattern

(1) Recommended land dimensions are shown below for proper amount of solder to prevent cracking at the time of excessive stress to the Capacitors due to increased amount of solder.

{ Recommended land dimensions (Ex.) }


[For High Capacitance, General Electronic Equipment, Low ProfileType, 100V·200V series,

630V series, High-Q Capacitors]


9

3 of

Apr. 1, 2008



						Unit in mm
Size	Com	ponent	Dimension	а	b	6
(EIA)	L	W	Т	a	b	С
0201	0.6	0.3	0.3	0.2 to 0.3	0.25 to0.30	0.2 to 0.3
0402	1.0	0.5	0.5	0.4 to 0.5	0.4 to 0.5	0.4 to 0.5
0603	1.6	0.8	0.8	0.8 to 1.0	0.6 to 0.8	0.6 to 0.8
0805	2.0	1.25	0.6 to 1.25	0.8 to 1.2	0.8 to 1.0	0.8 to 1.0
1206	3.2	1.6	0.6 to 1.6	1.8 to 2.2	1.0 to 1.2	1.0 to 1.3
1210	3.2	2.5	0.8 to 2.5	1.8 to 2.2	1.0 to 1.2	1.8 to 2.3




 $\stackrel{a}{\Leftrightarrow}$ ⇔

Solder

resist

					Unit in mm
Compo	onent Di	mension		la la	
L	W	Т	а	D	с
1.25	2.0	0.85	0.5 to 0.7	0.5 to 0.6	1.4 to 1.9
1.6	3.2	0.85	0.8 to 1.0	0.6 to 0.7	2.5 to 3.0
	L 1.25	L W 1.25 2.0	1.25 2.0 0.85	L W T a 1.25 2.0 0.85 0.5 to 0.7	L W T a b 1.25 2.0 0.85 0.5 to 0.7 0.5 to 0.6

[Array Type]




<u>2 Array type</u>	
	
	SMD
<u>ال</u>	
	Land
•	(P)

							Unit in mm
Size	Compo	onent Din	nension	0	b	0	Р
(EIA)	L	W	Т	а	D	С	Г
0805	2.0	1.25	0.85	0.55	0.5	0.2	0.4
4 Array	2.0	1.20	0.65	to 0.75	to 0.6	to 0.3	to 0.6
1206	3.2	1.6	0.85	0.9	0.7	0.35	0.7
4 Array	3.2	1.0	0.65	to 1.1	to 0.9	to 0.45	to 0.9

						U	Init in mm
Size (EIA)		ompone)imensio		а	b	С	Р
(EIA)	L	W	Т				
			0.6	0.3	0.45	0.3	0.54
0504	1.37	1.0	0.0	to 0.4	to 0.55	to 0.4	to 0.74
2 Array	1.57	1.0	0.8	0.3	0.4	0.46	0.71
			0.0	to 0.6	to 0.7	to 0.56	to 0.91

(2) The size of lands shall be designed to be equal between the right and left sides. If the amount of solder on the right land is different from that on the left land, the component may be cracked by stress to one side of the component since the side with a larger amount of solder solidifies later at the time of cooling.



CLASSIFICATION		SPECIFICATION	5		No. 151S-ECJ-SS018E
BUBJECT	Mu	Iltilayer Ceramic Chip C	Capacitor		PAGE 4 of 9
	Commoi	n Specification (Precau	utions for Use)	DATE Apr. 1, 2008
PC boards. (1)S (2)S •Cd •Th	tion of sol older resis older resis omponents ne Capacit ne Capacit	esist der resist is effective in pre st shall be utilized to equalize st shall be used to divide the s are arranged closely. tor is mounted near a compo- tor is placed near a chassis.	e the amounts of pattern for the fo	solder on both sides. bllowing cases;	he amount of solder or
		Prohibited Applications an			<u> </u>
Mixed mounting with a compon lead wires			ations lead wire of omponent with lead wires Sectional view	Improved application Solder resist	Sectional view
Arrangement near chassis		Chassis		Solder resist	Sectional view
Retrofitting of Component with wires	n lead	Soldering iron	Lead wire of Retrofitted component Sectional view	Solder resist	Sectional view
Lateral arranger	ment	Land	Portion to be excessively soldered		Solder resist
uniform stre should be d the PC boar (1) To minir	tors / con esses, or to one to avo d. nize mech or layout b		ectrodes at right from bending the	angles to the grid glov PC board after or dur a PC board, please fo	e or bending line. Thi ing placing/mounting o illow the recommended
Warp of	F	Prohibited layout		Recommended layou	ut the Capacitor
Circuit board				sidev	ways against the stressing direction
(3) The ma the Cap	ical stres of a PC g position agnitude o acitors wh order of p	wing is for your reference s s near the dividing/brea board varies depending on of the Capacitors. If mechanical stress applie then the circuit board is divide bush back < slit < V-groov	king the d to Perforatio ed is		
Also ta	ake into	account the layout of e dividing/breaking method.		A Slit-	B ss A>B=C>D>E

CLASSIFICATIO	N	SPECIFICATIONS		No. 151S-ECJ-SS018E
SUBJECT	Mu	Itilayer Ceramic Chip Capacitor		PAGE 5 of 9
	Commo	n Specification (Precautions for Use)	DATE Apr. 1, 2008
If comp compor Solder should 3. Precautions fc 3- 1.Storage (1) The Ca conditio (2) If store hydroge In additi and ree (3) Do not more th (4) The Ca capacita dielectrit time of s (5) When th then sul 3- 2.Chip Mount (1) When n impact I nozzles (2) Mainten (3) If the bo time of n The follo (a) Set (c) For beno show (d) Adju (4) The clos of positi mechan (5) Maximu	nents are affi balls. Each be carefully de or Assembly pacitors before ons of high tem d in a place en chloride and ion, storage in els. and compon store compone tan 6 months b apacitors of hig ance with the ic materials. The shipping. (Se he initial capace bjected to ordin ting Consideration nounting the C loads such as a the time of nance and insp ottom dead cer mounting. owing precauti and adjust the ecting the warp the pushing for double surface ding of the PC win in the table ust the vacuum sing dimensior ioning chucks nical impact at further and storke of the	anged in too narrow spaces, the ected by Solder bridges and space between components itermined. e mounting on PCB shall be stored between perature and humidity. that is humid, dusty, or contains corrosive ammonia, etc.), the solderability of terminal a place subjected to heating and/or expose nent sticking to tapes, both of which can resu- ents longer than 6 months. Check the solde efore use. gh dielectric constant series (Class 2, Char passage of time, "Capacitance aging", du he changed capacitance can be recovered to 2. Operating Condition and Circuit Design, citance is measured, the Capacitors shall be nary temperature and humidity for 48±4 hou tion capacitors/components on a PC board, the capacitors for Chip Mounter must be performed net of the vacuum nozzle is too low, the Cap ons and recommendations are for your refere a bottom dead center of the vacuum nozzle of the PC board. rece of the vacuum nozzle at the time of mour e mounting, apply a supporting pin on the r board in order to minimize the impact of th	e gasses (hydrogen s electrodes may deterio d to direct sunlight will ult in mounting problems erability of products that racteristic B,X7R,X5R ie to the inherent chai by heat treatment to e , 2-1-7. Capacitance ag e heat-treated at 150+0 urs before measuring the capacitor bodies shall to g, pushing force and di l regularly. Dacitor is cracked by an ence in use. es to the upper surface hting to 1 to 3 N in station rear surface of the PC ne vacuum nozzles. The the time of mounting is and the maintenance, ch oping or cracking of the g chucks. imum bending of PC b	 RH, not under severe sulfide, sulfurous acid, orate. cause deformed tapes s. t have been stored for and F,Y5V) change in racteristics of ceramic ach initial value at the ing) D/-10°C for 1 hour and e initial value. be free from excessive isplacement of vacuum excessive force at the of the PC board after c load. board to suppress the e typical examples are not too low. becks and replacement Capacitors caused by
		Prohibited mounting	Recommende	ed mounting
Single moun	e surface ting	Crack	Supporting 🗔 be n	supporting pin must not ecessarily positioned eath the capacitor.
Doubl moun	le surface ting	Separation of solder	Supporting	
Note ;				

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS018E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 6 of 9
	Common Specification (Precautions for Use)	DATE Apr. 1, 2008

3-3.Selection of Soldering Flux

- Soldering flux may seriously affect the performance of the Capacitors. The following shall be confirmed before use. (1) The soldering flux should have a halogen based content of 0.1 wt. % (converted to chlorine) or below. Do not use soldering flux with strong acid.
- (2) When applying water-soluble soldering flux, wash the Capacitors sufficiently because the soldering flux residue on the surface of PC boards may deteriorate the insulation resistance on the Capacitor's surface.

3-4.Soldering

3-4-1. Reflow soldering


The reflow soldering temperature conditions are each temperature curves of Preheating, Temp. rise, Heating, Peak and Gradual cooling. Large temperature difference caused by rapid heat application to the Capacitors may lead to excessive thermal stresses, contributing to the thermal cracks. The Preheating temperature requires controlling with great care so that tombstone phenomenon may be prevented.

	Temperature	Period or Speed
①Preheating	140 to 180 °C	60 to 120 s
②Temp. rise	Preheating temp. to Peak temp.	2 to 5 °C/s
③Heating	220 °C min.	60 s max.
④Peak	260 °C max.	10 s max.
5 Gradual cooling	Peak temp. to 140 $^\circ\!\mathrm{C}$	1 to 4 °C/s

The rapid cooling (forced cooling) during Gradual cooling part should be avoided, because this may cause defects such as the thermal cracks, etc.

When the Capacitors are immersed into a cleaning solvent, confirm that the surface temperature of the devices does not exceed 100°C.

Performing reflow soldering twice under the conditions shown in the figure above [Recommended profile of Reflow soldering (EX)] will not cause any problems. However, pay attention to the possible warp and bending of the PC board.



Allowable temperat	ure difference $\Delta T \rangle$
Size	Temp. Tol.
0201 to 1206	∧T≤ 150 °C
0508, 0612, 0504	$\Delta I \ge 150$ C
1210	∆T≦ 130 °C


Note ;


on the soldering tip.) oom ambient temper llowable temperature Size	d be avoided. the devices and the ti ature.
cial care. nal electrodes should in the core. e Gradient" between on the soldering tip.) oom ambient tempera llowable temperature Size	DATE Apr. 1, 2008 we thermal stresses d be avoided. the devices and the ti ature. difference ΔT Temp. Tol.
cial care. nal electrodes should in the core. e Gradient" between on the soldering tip.) oom ambient tempera llowable temperature Size	d be avoided. the devices and the ti ature. $\frac{1}{10000000000000000000000000000000000$
e Gradient" between on the soldering tip.) oom ambient tempera llowable temperature Size	ature. e difference ∆T> Temp. Tol.
Size	Temp. Tol.
Size	Temp. Tol.
0201 to 1206 508, 0612, 0504 1210	∆T≦ 130 °C
	ow: ninal electrodes of th soldering iron tip to th
neating Condition	
08, 0504 1206 to	1210 , 0612
	0 °C max.
ϕ 3mm max.	
3s max.	ent. This may deteriora nay impair the electric of terminal electrodes t
	excessive cleaning n

CLASSIFICATION	SPECI	FICATIONS		No. 151S-ECJ-SS018E
SUBJECT	Multilayer Cera	mic Chip Capacitor		PAGE 8 of 9
Co	mmon Specificati	on (Precautions for Use)		DATE Apr. 1, 2008
	oluble soldering flux rosin soldering flux.	may have more remarkable ter	dencies of (a) and ((b) above compared to
(a) Overuse in the so	older and/or ceramic l ollow these condition Ultrasonic wave ou Ultrasonic wave free			
3-5-3. Contamination of Cleaning with con density of liberate	taminated cleaning s	solvent may cause the same res	ults as insufficient c	leaning due to the high
shall not be applied (1) Mounted PC bo span 0.5mm ma (2) Confirm that the	to the PC board or n ards shall be support x. measuring pins have	ed with measuring terminal pins nounted components, to prevent ed by an adequate number of s e the right tip shape, are equal ir erence to avoid bending the PC I	failure or damage to upporting pins with b height and are set i	the devices. bend settings of 90 mm
		Prohibited setting	Recomme	ended setting
Bending of PC I	ooard Check Separat		Check pin	
moisture and dust, used, in order that t that expand or shrir 3- 8.Dividing/Breaking o (1) Abnormal and shown below ca (2) Dividing/Breakir	it shall be confirmed the reliability of the C ak also may lead to d f PC Boards excessive mechanic n cause cracking in t ng of the PC boards a jig or apparatus to	th the Capacitors have been mod d that the protective coating wh apacitors in the actual equipmer amage to the Capacitor during th al stress such as bending or he Capacitors. shall be done carefully at mo prevent the Capacitors on the l	ich is corrosive or c at may not be influen le curing process. E corsion derate	hemically active is not
When PC board the bending Also, planes wi stress on the mo	th no parts mounted ounted plane, in orde	gs: ed, loading points should be clos on should be used as plane o r to prevent tensile stress induce nted on the PC boards.	f loading, which ger	nerates a compressive
Outline	e of Jig	Prohibited dividing	Recomm	nended dividing
PC board	V-groove PC board splitting jig	Load position PC board V-groove	PC board	Agroove
Note ;				

CLASSIFICATIO	JN SPECIFICATIONS	151S-ECJ-	SS018E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE	of 9
	Common Specification (Precautions for Use)		1, 2008
4. Other	 apacitors shall be free from any excessive mechanical impact. apacitor body is made of ceramics and may be damaged or cracked ped. use a Capacitor which has been dropped; their quality may be ed and failure rate increased. handling PC boards with Capacitors mounted on them, do not allow upacitors to collide with another PC board. mounted PC boards are handled or stored in a stacked state, impact en the corner of a PC board and the Capacitor may cause damage or ng and can deteriorate the withstand voltage and insulation ince of the Capacitor. 	Floor	rack
	mounting conditions, please contact us.		
	for Use above are from		
Ceran	Technical Report EIAJ RCR-2335 Caution Guide Line for Operation of F nic Capacitors for Electronic Equipment by Japan Electronics and Informat tries Association (March 2002 issued)		
Please refer	to above technical report for details.		
Note ;			

SUBJECT Multilayer Ceramic Chip Capacitor PAGE 1 of 4 Taped and Reeled Packaging Specifications (Low Profile Type) 1. Scope This specification applies to taped and reeled packing for Multilayer Ceramic Chip Capacitors (Low Profile Type). 28 Apr. 2004 1. Scope ELA/ (Electric Industries Association of Japan) Standard EIAJ RC-1009B JIS (Japanese Industrial Standard) Standard JIS C 0806 3. Packing Specification 3. Packing Specification 3-1 Structure and Dimensions Paper Taping packaging is carried out according the following diagram (1)Carrier tape : Shown in Fig. 4. (2)Reel : Shown in Fig. 5. (3)Packaging is carried out according the following diagram (1)Carrier tape : Shown in Fig. 5. (3)Packaging is carried out according the following diagram (1)Carrier tape : Shown in Fig. 5. (3)Packaging Quantity (2)Packing Quantity Type Thickness of Carrier-Tape Quantity (pcs/reel) 12type (2005) 0.85+/-0.10 Paper Taping 4mm V 4000 13type (1200) 0.85+/-0.10 Paper Taping 4mm V 4000 13type (1210) 0.85+/-0.10 Paper Taping 4mm V 4000 13type (1210) 0.85+/-0.10 Paper Taping 4mm F 30000 23type (1210) 0.85+/-0.10 Paper Taping 4mm F 30000 23type (1210) 0.85+/-0.10 Paper Taping 4mm F 30000 13type (1206) 0.85+/-0.10 Endosed Taping 4mm F 30000	CLASSFI	CATION	SPEC	IFICATIONS		N	lo. 151S-EC	J-SV037E
Taped and Reeled Packaging Specifications (Low Profile Type) DATE 28 Apr. 2004 1. Scope This specification applies to taped and reeled packing for Multilayer Ceramic Chip Capacitors (Low Profile Type). 2. Applicable Standards EIAJ (Electric Industries Association of Japan) Standard EIAJ RC-1009B JIS (Japanese Industrial Standard) Standard JIS C 0806 3. Packing Specification 3 1.Structure and Dimensions Paper taping packaging is carried out according the following diagram (I)(Carrier tape :: Shown in Fig. 4. (2)Reel :: Shown in Fig. 5. (3)Packaging :: We shall pack suitably in order prevent damage during transportation or storage. 3. 2.Packing Quantity Type Thickness of Carrier-Tapo Quantity (pcs.treel) (EIA) Type 00805) 0.85+/0.10 Paper Taping 4mm V 4000 13type (1206) 0.85+/0.10 Paper Taping 4mm V 4000 23type (1210) 0.85+/0.10 ECJ G Y B 1C Y Packaging Code 3. Marking on the Real The lowarding of taping The direction of winding of taping on the reel shall be in accordance with the following diagram. (Quantity (2)Duantity (3)Astring on the Real The lowarding of taping on the reel shall be in accordance with the following diagram. Fig. 1 Paper Taping (1)The direction of winding of taping on the reel shall be in accordance with the following diagram.	SUBJECT	-	Multilaver Cera	amic Chip Capao	citor	F	AGE	
This specification applies to taped and reeled packing for Multilayer Ceramic Chip Capacitors (Low Profile Type). 2. Applicable Standards EIAJ (Electric Industries Association of Japan) Standard EIAJ RC-1009B JIS (Japanese Industrial Standard) Standard JIS C 0806 3. Packing Specification 3.1 Structure and Dimensions Paper taping packaging is carried out according the following diagram (1)Carrier tape : Shown in Fig. 4. (2)Reel :Shown in Fig. 5. (3)Packaging :: We shall pack suitably in order prevent damage during transportation or storage. 3.2.Packing Quantity Type (Capacitor(mm) Material Taping 4mm V 4000 13type (1206) 0.85+/0.10 13type (1206) 0.85+/0.10 Paper Taping 4mm V 4000 13type (1206) 0.85+/0.10 Enclastor OPart Numbers (Example) ECJ G X B 1C 105 K Packaging Code 3.3 Marking on the Reel The following items are described in the side of a reel in English at least. (1)Part Number (2)Auntity (3)Lot Number (3)Lot Number (3)Lot Number (3)Lot Number (4)Paper Taping (1)The d			•			Type)		
EIAJ (Electric Industries Association of Japan) Standard EIAJ RC-1009B JIS (Japanese Industrial Standard) Standard JIS C 0806 3. Packing Specification 3-1 Structure and Dimensions Paper taping packaging is carried out according the following diagram (1)Carrier tape : Shown in Fig. 4. (2)Reet : Shown in Fig. 5. (3)Packaging : We shall pack suitably in order prevent damage during transportation or storage. 3. 2. Packing Quantity Type Thickness of Carrier-Tape Quantity (pcs./reet) (EIA) Capacitor(mm) Material Taping Pitch Packaging Quantity (2)type (0805) 0.85+/-0.10 Paper Taping 4mm v 4000 13type (1206) 0.85+/-0.10 Paper Taping 4mm v 4000 13type (1206) 0.85+/-0.10 Embossed Taping 4mm v 4000 13type (1210) 0.85+/-0.10 Embossed Taping 4mm v 3000 23type (1210) 0.85+/-0.10 Embossed Taping 4mm r 30000 23type (1210) 0.85+/-0.10 Embossed Taping 4mm r 10.5 K Packaging Code 3. Marking on the Reel The following items are described in the side of a reel in English at least. (1)Part Number (2)Quantity (3)Lot Number (4)Place of origin 3. 4. Structure of Taping (1)The direction of winding of taping on the reel shall be in accordance with the following diagram. Fig. 1 Paper Taping (bit nature it at eligitic same) (bit natase it at eligitic same) (bit nature it at el	This		es to taped and re	eled packing for Mu	ltilayer Cerami	c Chip Capacitor	S	
EIAJ (Electric Industries Association of Japan) Standard EIAJ RC-1009B JIS (Japanese Industrial Standard) Standard JIS C 0806 3. Packing Specification 3-1 Structure and Dimensions Paper taping packaging is carried out according the following diagram (1)Carrier tape : Shown in Fig. 4. (2)Reet : Shown in Fig. 5. (3)Packaging : We shall pack suitably in order prevent damage during transportation or storage. 3. 2. Packing Quantity Type Thickness of Carrier-Tape Quantity (pcs./reet) (EIA) Capacitor(mm) Material Taping Pitch Packaging Quantity (2)type (0805) 0.85+/-0.10 Paper Taping 4mm v 4000 13type (1206) 0.85+/-0.10 Paper Taping 4mm v 4000 13type (1206) 0.85+/-0.10 Embossed Taping 4mm v 4000 13type (1210) 0.85+/-0.10 Embossed Taping 4mm v 3000 23type (1210) 0.85+/-0.10 Embossed Taping 4mm r 30000 23type (1210) 0.85+/-0.10 Embossed Taping 4mm r 10.5 K Packaging Code 3. Marking on the Reel The following items are described in the side of a reel in English at least. (1)Part Number (2)Quantity (3)Lot Number (4)Place of origin 3. 4. Structure of Taping (1)The direction of winding of taping on the reel shall be in accordance with the following diagram. Fig. 1 Paper Taping (bit nature it at eligitic same) (bit natase it at eligitic same) (bit nature it at el	2. Applica	able Standards						
3. Packing Specification 3.1. Structure and Dimensions Paper taping packaging is carried out according the following diagram: (1)Carrier tape : Shown in Fig. 4. (2)Reel : Shown in Fig. 5. (3)Packaging : We shall pack suitably in order prevent damage during transportation or storage. 3. 2.Packing Quantity Type Thickness of Carrier-Tape Quantity (pcs./reel) (EIA) Capacitor(mm) Material Taping Pitch 13 type (1200) 0.85+/-0.10 Packaging Quantity Paper Taping 4mm V 13 type (1200) 0.85+/-0.10 13 type (1200) 0.85+/-0.10 Pabeosed Taping 4mm F 30000 * Explanation of Part Numbers (Example) ECJ G V Backaging Code 3. Alarking on the Reel The following times are described in the side of a reel in English at least. (1)Part Number (2)Quantity (3) Alarking on the Reel The following diagram. Fig. 1 Paper Taping (1)The direction of winding of taping on the reel shall be in accordance with the following diagram. Fig. 1 Paper Taping (1)The direction of winding of taping on the reel shall be in accordance with the following diagram.			ic Industries Asso	ciation of Japan) Sta	andard EIAJ RC	C-1009B		
3 - 1. Structure and Dimensions Paper taping packaging is carried out according the following diagram (1)Carrier tape : Shown in Fig. 5. (3)Packaging : We shall pack suitably in order prevent damage during transportation or storage. 3 - 2.Packing Quantity Type Thickness of (EIA) Carrier-Tape Quantity (pcs./reel) (400mm Reel Type (B005) 0.85+/-0.10 Paper Taping 4mm V 4000 13type (1206) 0.85+/-0.10 Paper Taping 4mm V 4000 13type (1206) 0.85+/-0.10 Embossed Taping 4mm F 3000 23type (1210) 0.85+/-0.10 Embossed Taping 4mm F 3000 3. Marking on the Reel The following items are described in the side of a reel in English at least. (1)Pare Anging		JIS (Japan	ese Industrial Sta	ndard) Standard JIS	C 0806			
(1)Carrier tape : Shown in Fig. 4. (2)Reel : Shown in Fig. 5. (3)Packaging : We shall pack suitably in order prevent damage during transportation or storage. 3 - 2.Packing Quantity Image: Carrier-Tape Quantity (pcs./reel) Type Thickness of Carrier-Tape Quantity (pcs./reel) Image: Carrier-Tape Quantity (pcs./reel) (EIA) Capacitor(mm) Material Taping Pitch Packaging Quantity Image: Carrier-Tape Quantity (pcs./reel) Quantity Quantity Quantity Quantity Image: Carrier-Tape Quantity (pcs./reel) Quantity Quantity Quantity Image: Carrier-Tape Quantity (pcs./reel) Quantity Quantity Quantity Image: Carrier-Tape Quantity Quantity Quantity Quantity Image: Carrier-Tape Image: Carrier-Tape Quantity Quantity Image: Carrier-Tape Image: Carrier-Tape Quantity Quantity Image: Carrier-Carri	3- 1.Stru	cture and Dimens						
(2)Rel : Shown in Fig. 5. (3)Packaging : We shall pack suitably in order prevent damage during transportation or storage. 3 - 2.Packing Quantity Type Type (EIA) Capacitor(mm) Material Taping Pitch Packaging Quantity (pcs./ree) 12type (0805) 0.85+/-0.10 Paper Taping 4mm 12type (1206) 0.85+/-0.10 13type (1206) 0.85+/-0.10 23type (1210) 0.85+/-0.10 Explanation of Part Numbers (Example) ECJ G ECJ G V B 105 K Packaging Code 3 - 3.Marking on the Reel The following items are described in the side of a reel in English at least. (1)Part Number (2)Ountity (3)101 Number (3)201 Number (3)101 Number (4)Place of origin 3 - 4.Structure of Taping (1)The direction of winding of taping on the reel shall be in accordance with the following diagram. Fig. 1 Paper Taping Writer tare Firefore taree (binknessic). Im Max.			-	-	ng diagram			
(3)Packaging : We shall pack suitably in order prevent damage during transportation or storage. 3: 2.Packing Quantity Type Thickness of transport to the storage of t	-		U U					
3-2.Packing Quantity Type Thickness of Carrier-Tape Quantity (pcs./reel) (EIA) Capacitor(mm) Material Taping Pitch Packaging Quantity (EIA) Capacitor(mm) Material Taping Pitch Packaging Quantity (EIA) Capacitor(mm) Material Taping 4mm V 4000 13type (1206) 0.85+/-0.10 Paper Taping 4mm V 4000 13type (1206) 0.85+/-0.10 Paper Taping 4mm F 3000 23type (1210) 0.85+/-0.10 Embossed Taping 4mm F 3000 23type (1210) 0.85+/-0.10 Embossed Taping 4mm F 3000 23type (1210) 0.85+/-0.10 Embossed Taping 4mm F 3000 30 ASHrubing items are described in the side of a reel in English at least. (1)Part Number (2)Quantity (3)Lot Number (4)Place of origin 3- 4.Structure of Taping (1)The direction of winding of taping on the reel shall be in accordance with the following diagram. Fig. 1 Paper Taping Fig. 1 Paper Taping Note ; 01 Apr, 2005 Change the company name. Previous: Matsushita Electronic Components Co., Ltd. New : Panasonic Electronic Devices Co., Ltd. Panasonic Electronic Devices Co., Ltd. PPROVAL CHECK DESIGN			C C		vent demose a	luring transported	tion or storage	
Type Thickness of Capacitor(mm) Carrier-Tape Quantity (pcs./reel) 12type (0805) 0.85+/-0.10 Paper Taping 4mm V 4000 13type (1206) 0.85+/-0.10 Paper Taping 4mm V 4000 13type (1206) 0.85+/-0.10 Paper Taping 4mm V 4000 23type (1210) 0.85+/-0.10 Embossed Taping 4mm F 3000 3.3.Marking on the Reel The following items are described in the side of a reel in English at least. (1)Plat Number (2)Quantity (3)Lot Number (4)Place of origin 3.4.Structure of Taping fmodesci and an accordance with the following diagram. Fig. 1 Paper Taping	(3	s)Packaging	: we shall pack	suitably in order pre	vent damage d	lunng transporta	lion or storage	
Type (EIA) Thickness of Capacitor(mm) Material Material Taping Pitch Taping Pitch Packaging Packaging Code Quantity Quantity 12type (0805) 0.85+/-0.10 Paper Taping 4mm V 4000 13type (1206) 0.85+/-0.10 Paper Taping 4mm V 4000 13type (1206) 0.85+/-0.10 Embossed Taping 4mm F 3000 23type (1210) 0.85+/-0.10 Embossed Taping 4mm F 3000 23type (1210) 0.85+/-0.10 Embossed Taping 4mm F 3000 3 3.Marking on the Reel ECJ G V B 1C 105 K 3 3.Marking on the Reel The following items are described in the side of a reel in English at least. (1)Part Number (2)Quantity (3)Lot Number (2)Quantity (3)Lot Number (4)Place of origin 3 -4.Structure of Taping (1)The direction of winding of taping on the reel shall be in accordance with the following diagram. Fig. 1 Paper Taping (arrier tase (saser) (arrier tase (saser) Voit (c) 1 Approval Charge the company name. Previous: Matsuchi a E	3- 2.Pac	king Quantity	•					-
(EIA) Capacitor(mm) Material Taping Packaging Quantity 12type (0805) 0.85+/-0.10 Paper Taping 4mm V 4000 13type (1206) 0.85+/-0.10 Paper Taping 4mm V 4000 13type (1206) 0.85+/-0.10 Paper Taping 4mm V 4000 23type (1206) 0.85+/-0.10 Embossed Taping 4mm F 3000 23type (1210) 0.85+/-0.10 Embossed Taping 4mm F 3000 23type (1210) 0.85+/-0.10 Embossed Taping 4mm F 3000 3* Explanation of Part Numbers (Example) ECJ G V B 1C 105 K Packaging Code 3 3.4 Marking on the Reel The following items are described in the side of a reel in English at least. (1)Part Number (2)Quantity (3)Lot Number (4)Place of origin 3 - 4. Structure of Taping (1)The direction of winding of taping on the reel shall be in accordance with the following diagram. Fig. 1 Paper Taping Carrier tase (sper) Vibriteries: 0 1 tase: 0 English at least: 0 Im Ma				Carrier-T	ape	Quantity (p	ocs./reel)	_
Instruction Instruction Code Code Code Code 12type (0805) 0.85+/-0.10 Paper Taping 4mm V 4000 13type (1206) 1.15+/-0.10 Embossed Taping 4mm F 3000 23type (1210) 0.85+/-0.10 Embossed Taping 4mm F 3000 3Statustic Packaging Code S Note Statustic Statustic F 3000 33.4.Structure of Taping (1)The direction of winding of taping on the reel shall be in accordance with the following diagram. Fig. 1 Paper Taping F Statustic F Statustic F Statustic Statustic Statustic Statustic Statustic F Statustic St							n Reel	_
Image: Instruction of Part Paper Taping 4mm V 4000 13type (1206) 0.85+/-0.10 Embossed Taping 4mm F 3000 23type (1210) 0.85+/-0.10 Embossed Taping 4mm F 3000 3.3 Marking on the Reel The following items are described in the side of a reel in English at least. (1)Part Number (2)Quantity (3)Lot Number (4)Place of origin 3.4.Structure of Taping (1)The direction of winding of taping on the reel shall be in accordance with the following diagram. Fig. 1 Paper Taping Image: Taping Image: Taping Image: Taping Note ; 01 Apr, 2005 Change the company name. Privid with anti-static agent) Image: Taping Note ; 01 Apr, 2005 Change the company name. Previous : Matsushita Electronic Compon		(EIA)	Capacitor(mm)	Material	Taping Pitch	•••	Quantity	=
13type (1206) 1.15+/-0.10 Embossed Taping 4mm F 3000 23type (1210) 0.85+/-0.10 Embossed Taping 4mm F 3000 3: Explanation of Part Numbers (Example) ECJ G V B 1C 105 K Packaging Code 3: 3.Marking on the Reel The following items are described in the side of a reel in English at least. (1)Part Number (2)Quantity (3)Lot Number (2)Quantity (3)Lot Number (4)Place of origin 3: 4.Structure of Taping (1)The direction of winding of taping on the reel shall be in accordance with the following diagram. Fig. 1 Paper Taping Fig. 1 Paper Taping Outgoin tase Polystyreme reel Mote ; 01 Apr, 2005 Change the company name. Previous : Matsushita Electronic Components Co., Ltd. Note ; 01 Apr, 2005 Change the company name. Previous : Matsushita Electronic Components Co., Ltd. New : Panasonic Electronic Devices Co. Ltd. APPROVAL CHECK DESIGN		12type (0805)	0.85+/-0.10	Paper Taping	4mm	V	4000	_
Image:		13type (1206)	0.85+/-0.10	Paper Taping	4mm	V	4000	eel) el uantity 4000 4000 3000
** Explanation of Part Numbers (Example) ECJ G V B 1C 105 K Packaging Code 3- 3.Marking on the Reel The following items are described in the side of a reel in English at least. (1)Part Number (2)Quantity (3)Lot Number (4)Place of origin 3- 4.Structure of Taping (1)The direction of winding of taping on the reel shall be in accordance with the following diagram. Fig. 1 Paper Taping Fig. 1 Paper Taping Too cover tase (thinkness:0. Imm Max.) (antistatic finished polyester) Note ; 01 Apr, 2005 Change the company name. Previous : Matsushita Electronic Components Co., Ltd. New : Panasonic Electronic Devices Co. Ltd. APPROVAL CHECK DESIGN		13type (1200)	1.15+/-0.10	Embossed Taping	4mm	F	3000	_
ECJ G V B 1C 105 K 3- 3.Marking on the Reel The following items are described in the side of a reel in English at least. (1)Part Number (2)Quantity (3)Lot Number (4)Place of origin		23type (1210)	0.85+/-0.10	Embossed Taping	4mm	F	3000	
Note ; 01 Apr, 2005 Change the company name. Previous : Matsushita Electronic Components Co., Ltd. New : Panasonic Electronic Devices Co., Ltd. Panasonic Electronic Devices Co., Ltd. APPROVAL CHECK DESIGN	The 3- 4.Stru	king on the Reel following items al (1)Part Number (2)Quantity (3)Lot Number (4)Place of origin cture of Taping	Packaging Code	e e side of a reel in En	glish at least.	with the followin	g diagram.	
Previous : Matsushita Electronic Components Co., Ltd. New : Panasonic Electronic Devices Co., Ltd. APPROVAL CHECK DESIGN Panasonic Electronic Devices Co., Ltd.		Fig. 1 Par	Pol	Bottom tape	(antistatic f	inished polyester)	1ax.)	
Panasonic Electronic Devices Co. 1 td	Note ;	01 Apr, 2005	Previous :	Matsushita Electr	onic Compon			
		Panaso	onic Electronic D	evices Co., Ltd.				DESIGN T.Shinriki





CLASSFICATION SPECIFICAT	IONS	No. 1	51S-ECJ-SV037E
SUBJECT Multilayer Ceramic C	hip Capacitor	PAGE	4 of 4
Taped and Reeled Packaging Spec	ifications (Low Profile Type)	DATE	28 Apr, 2004
(b) 13 and 23 type: 4mm chip taping pitch for Embo	ossed taping.		
	_	Code	Dimension
<u></u>	0 <u>Chip pocket</u>	W	8.0 +/- 0.2
		F	3.50 +/- 0.05
	$\ominus / \ominus = = $	E	1.75 +/- 0.10
		P ₁	4.0 +/- 0.1
		P ₂	2.00 +/- 0.05
		Po	4.0 +/- 0.1
φD1		Do	<i>ф</i> 1.5
t2 Chip cap. P1 P	2 PO direction		+0.1/-0
		D ₁	<i>ф</i> 1.1+/- 0.1
		t ₁	0.6 max. 13
Type(EIA) 13type 23	type		type 1.8max.
Code (1206) (12	210)	t ₂	23 type 1.5 max.
A 1.9 +/- 0.2 2.8 +	+/- 0.2		Unit : mr
B 3.5 +/- 0.2 3.5 +	+/- 0.2		
Fig. 5 Reel Dimension (a) <i>ø</i> 180mm Reel (Standard Reel)			
		Code	Dimension
		А	<i>ф</i> 180+0/-3
		A B	<i>φ</i> 180+0/-3 <i>φ</i> 60 +1/- 0
(a)ø180mm Reel (Standard Reel)		A B C	<i>φ</i> 180+0/-3 <i>φ</i> 60 +1/- 0 13.0 +/- 0.2
		A B C D	¢180+0/-3 ¢60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8
(a) ø180mm Reel (Standard Reel)		A B C D E	<i>φ</i> 180+0/-3 <i>φ</i> 60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8 2.0 +/- 0.5
(a) ø180mm Reel (Standard Reel)		A B C D E W	¢180+0/-3 ¢60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8 2.0 +/- 0.5 9.0 +/- 0.3
(a) \$\$\$ 180mm Reel (Standard Reel)		A B C D E	<i>φ</i> 180+0/-3 <i>φ</i> 60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8 2.0 +/- 0.5
(a) \$\$\$ 180mm Reel (Standard Reel)		A B C D E W	<i>φ</i> 180+0/-3 <i>φ</i> 60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8 2.0 +/- 0.5 9.0 +/- 0.3 11.4 +/- 1.0
(a) \$\$\$ 180mm Reel (Standard Reel)		A B C D E W	<i>φ</i> 180+0/-3 <i>φ</i> 60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8 2.0 +/- 0.5 9.0 +/- 0.3 11.4 +/- 1.0
(a) \$\$\$ 180mm Reel (Standard Reel)		A B C D E W	<i>φ</i> 180+0/-3 <i>φ</i> 60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8 2.0 +/- 0.5 9.0 +/- 0.3 11.4 +/- 1.0
(a) \$\$		A B C D E W	<i>φ</i> 180+0/-3 <i>φ</i> 60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8 2.0 +/- 0.5 9.0 +/- 0.3 11.4 +/- 1.0
(a) ø180mm Reel (Standard Reel)		A B C D E W	<i>φ</i> 180+0/-3 <i>φ</i> 60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8 2.0 +/- 0.5 9.0 +/- 0.3 11.4 +/- 1.0
(a)¢180mm Reel (Standard Reel)		A B C D E W	<i>φ</i> 180+0/-3 <i>φ</i> 60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8 2.0 +/- 0.5 9.0 +/- 0.3 11.4 +/- 1.0
(a) #180mm Reel (Standard Reel)		A B C D E W	<i>φ</i> 180+0/-3 <i>φ</i> 60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8 2.0 +/- 0.5 9.0 +/- 0.3 11.4 +/- 1.0
(a) \$\$		A B C D E W	<i>φ</i> 180+0/-3 <i>φ</i> 60 +1/- 0 13.0 +/- 0.2 21.0 +/- 0.8 2.0 +/- 0.5 9.0 +/- 0.3 11.4 +/- 1.0

单击下面可查看定价,库存,交付和生命周期等信息

>>Panasonic(松下)