## Notification about the transfer of the semiconductor business

The semiconductor business of Panasonic Corporation was transferred on September 1, 2020 to Nuvoton Technology Corporation (hereinafter referred to as "Nuvoton"). Accordingly, Panasonic Semiconductor Solutions Co., Ltd. became under the umbrella of the Nuvoton Group, with the new name of Nuvoton Technology Corporation Japan (hereinafter referred to as "NTCJ").

In accordance with this transfer, semiconductor products will be handled as NTCJ-made products after September 1, 2020. However, such products will be continuously sold through Panasonic Corporation.

Publisher of this Document is NTCJ.

If you would find description "Panasonic" or "Panasonic semiconductor solutions", please replace it with NTCJ.

Except below description page
 "Request for your special attention and precautions in using the technical information and semiconductors described in this book"

Nuvoton Technology Corporation Japan



# 1.1 Overview

## 1.1.1 Overview

The MN101E series of 8-bit single-chip microcomputers (the memory expansion version of MN101C series) incorporate multiple types of peripheral functions. This chip series is well suited for camera, TV, CD, printer, telephone, home appliance, PPC, fax machine, music instrument and other applications.

This LSI brings to embedded microcomputer applications flexible, optimized hardware configurations and a simple efficient instruction set. MN101EF93G have an internal 128 KB of ROM and 6 KB of RAM. Peripheral functions include 5 external interrupts, including NMI, 9 timer counters, 4 types of serial interfaces, A/D converter, watchdog timer and buzzer output. The system configuration is suitable for system control microcontroller.

With 3 oscillation systems (internal frequency: 16 MHz, high-speed crystal/ceramic frequency: max. 10 MHz, low-speed crystal/ceramic frequency: 32.768 kHz) contained on the chip, the system clock can be switched to high-speed frequency input (NORMAL mode) or PLL input (PLL mode), or low-speed frequency input (SLOW mode). The system clock is generated by dividing the oscillation clock or PLL clock. The best operation clock for the system can be selected by switching its frequency ratio by programming. High speed mode has NORMAL mode which is based on the clock dividing fpll, (fpll is generated by original oscillation and PLL), by 2 (fpll/2), and the double speed mode which is based on the clock not dividing fpll.

A machine cycle (minimum instruction execution time) in NORMAL mode is 200 ns when the original oscillation fosc is 10 MHz (PLL is not used). A machine cycle in the double speed mode, in which the CPU operates on the same clock as the external clock, is 100 ns when fosc is 10 MHz. A machine cycle in the PLL mode is 50 ns (maximum).

# 1.1.2 Product Summary

This manual describes the following model.

Table:1.1.1 Product Summary

Model	ROM Size	RAM Size	Classification	Package
MN101EF93G	128 KB	6 KB	Flash EEPROM version	80 Pin LQFP



# 1.2 Hardware Functions

#### ■ Feature

- Memory Capacity: ROM 128 KB RAM 6 KB

- Package:

80-Pin LQFP (14 mm × 14 mm / 0.65 mm pitch, halogen free)

Panasonic "halogen free" semiconductor products refer to the products made of molding resin and interposer which conform to the following standards.

- Bromine: 900 ppm (Maximum Concentration Value)
- Chlorine: 900 ppm (Maximum Concentration Value)
- Bromine + Chlorine : 1500 ppm (Maximum Concentration Value)

The above-mentioned standards are based on the numerical value described in IEC61249-2-21. Antimony and its compounds are not added intentionally.

- Machine Cycle:

High-speed mode 0.05  $\mu s$  / 20 MHz (4.0 V to 5.5 V) Low-speed mode 62.5  $\mu s$  / 32 kHz (4.0 V to 5.5 V)

- Oscillation circuit: 3 channel oscillation circuit

Internal oscillation (frc): 16 MHz

Crystal/ceramic (fosc): Maximum 10 MHz Crystal/ceramic (fx): Maximum 32.768 kHz

-Clock Multiplication circuit (PLL Circuit)

PLL circuit output clock (fpll): fosc multiplied by 2, 3, 4, 5, 6, 8, 10,  $1/2 \times$  frc multiplication by 4, 5 enable

-Clock Gear for System Clock

System Clock (fs): fpll divided by 1, 2, 4, 16, 32, 64, 128

-Clock Gear for control clock of peripheral function

Control clock of peripheral function (fpll-div): stop or fpll divided by 1, 2, 4, 8, 16

- Memory Bank:

Expands data memory space by the bank system (by 64 KB, 16 banks) Source address bank / Destination address bank

- Operation Mode:

NORMAL mode (High-speed mode) SLOW mode (Low-speed mode)

HALT mode

STOP mode

(The operation clock can be switched in each mode.)



- Operating Voltage: 4.0 V to 5.5 V
- Operation ambient temperature: -40 °C to +85 °C
- Interrupt: 25 levels

<Non-maskable interrupt>

- Non-maskable interrupt and Watchdog timer overflow interrupt

#### <Timer interrupts>

- Timer 0 interrupt
- Timer 1 interrupt
- Timer 2 interrupt
- Timer 3 interrupt
- Timer 6 interrupt
- Time base timer interrupt
- Timer 7 interrupt
- Timer 7 compare register 2 match interrupt
- Timer 8 interrupt
- Timer 8 compare register 2 match interrupt

#### <Serial Interface interrupts>

- Serial interface 0 interrupt
- Serial interface 0 UART reception interrupt
- Serial interface 1 interrupt
- Serial interface 1 UART reception interrupt
- Serial interface 2 interrupt
- Serial interface 2 UART reception interrupt
- Serial interface 4 interrupt
- Serial interface 4 stop condition interrupt

#### <A/D interrupt>

- A/D conversion interrupt

#### <External interrupts>

- IRQ0: Edge selectable, noise filter connection available
- IRQ1: Edge selectable, noise filter connection available
- IRQ2: Edge selectable, noise filter connection available, both edges interrupt
- IRQ3: Edge selectable, noise filter connection available, both edges interrupt
- IRQ4: Edge selectable, noise filter connection available, both edges interrupt, Key scan interrupt
- Timer Counter: 9 timers
  - 8-bit timer for general use  $\times$  4 sets
  - 16-bit timer for general use  $\times$  2 sets
  - 8-bit free-run timer  $\times$  1 set
  - Time base timer  $\times$  1 set
  - Baud rate timer  $\times$  1 set

#### Timer 0 (8-bit timer for general use)

- Square wave output (Timer pulse output)
- Added pulse (2-bit) type PWM output can be output to large current pin TM0IOA
- Event count
- Simple pulse measurement



- Clock source

fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, fx, External clock, Timer A output

#### Timer 1 (8-bit timer for general use)

- Square wave output (Timer pulse output) can be output to large current pin TM1IOA
- Event count
- 16-bit cascade connected (with Timer 0)
- Clock source

fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, fx, External clock, Timer A output

#### Timer 2 (8-bit timer for general use)

- Square wave output (Timer pulse output)
- Added pulse (2-bit) type PWM output can be output to large current pin TM2IOA
- Event count
- Simple pulse measurement
- 24-bit cascade connected (with Timer 0 and Timer 1)
- Clock source

fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, fx, External clock, Timer A output

#### Timer 3 (8-bit timer for general use)

- Square wave output (Timer pulse output) can be output to large current pin TM3IOA
- Event count
- 16-bit cascade connected (with Timer 2)
- 32-bit cascade connected (with Timer 0 and Timer 1 and Timer 2)
- Clock source

fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/128, fs/2, fs/4, fs/8, fx, External clock, Timer A output

### Timer 6 (8-bit free-run timer, Time base timer)

8-bit free-run timer

- Clock source

 $fpll-div, fpll-div/2^{12}, fpll-div/2^{13}, fs, fx, fx/2^2, fx/2^3, fx/2^{12}, fx/2^{13}$ 

Time base timer

- Interrupt generation cycle

 $\begin{array}{l} \text{fpll-div/2}^7, \, \text{fpll-div/2}^8, \, \text{fpll-div/2}^9, \, \text{fpll-div/2}^{10}, \, \text{fpll-div/2}^{13}, \, \text{fpll-div/2}^{15}, \, \text{fx/2}^7, \, \text{fx/2}^8, \, \text{fx/2}^9, \, \text{fx/2}^{10}, \, \text{fx/2}^{13}, \, \text{fx/2}^{15} \\ \end{array}$ 

#### Timer 7 (16-bit timer for general use)

- Square wave output (Timer pulse output)
- High precision PWM output (Cycle/Duty continuous changeable) can be output to large current pin TM7IOA
- Event count
- Input capture function (Both edges can be operated)
- Clock source

fpll-div/2, fpll-div/4, fpll-div/16, fs, fs/2, fs/4, fs/16, Timer A divided by 1, 2, 4, 16, External clock divided by 1, 2, 4, 16

### Timer 8 (16-bit timer for general use)

- Square wave output (Timer pulse output)
- High precision PWM output (Cycle/Duty continuous changeable) can be output to large current pin



#### TM8IOA

- Event count
- Input capture function (Both edges can be operated)
- Clock source

fpll-div, fpll-div/2, fpll-div/4, fpll-div/16, fs, fs/2, fs/4, fs/16, Timer A divided by 1, 2, 4, 16, External clock divided by 1, 2, 4, 16

#### Timer A (Baud rate timer)

- Clock output for peripheral functions
- Clock source

fpll-div, fpll-div/2, fpll-div/4, fpll-div/8, fpll-div/16, fpll-div/32, fs/2, fs/4

#### - Watchdog timer

Time-out cycle can be selected from  $fs/2^{16}$ ,  $fs/2^{18}$ ,  $fs/2^{20}$ On detection of 2 errors, forcibly hard reset inside LSI. Operation start timing is selectable. (At reset release or write to register)

#### - Buzzer Output/ Reverse Buzzer Output

Output frequency can be selected from fpll-div/ $2^9$ , fpll-div/ $2^{10}$ , fpll-div/ $2^{11}$ , fpll-div/ $2^{12}$ , fpll-div/ $2^{13}$ , fpll-div/ $2^{14}$ , fx/ $2^3$ , fx/ $2^4$ 

- A/D Converter: 10-bit × 12 channels
- Serial Interface: 4 channels

#### Serial 0: UART (full duplex)/ Clock synchronous

Clock synchronous serial interface

- Transfer clock source fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4, Timer 0 to 3 or Timer A divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB can be selected as the first bit to be transferred, arbitrary sizes of 2 to 8 bits are selectable.
- Sequence transmission, reception or both are available

### Full duplex UART

- Baud rate timer, selected from Timer 0 to 3 or Timer A
- Parity check, overrun error/ framing error detection
- Transfer size 7 to 8 bits can be selected

#### Serial 1: UART (full duplex)/ Clock synchronous

Clock synchronous serial interface

- Transfer clock source fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4, Timer 0 to 3 or Timer A divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB can be selected as the first bit to be transferred, arbitrary sizes of 2 to 8 bits are selectable.
- Sequence transmission, reception or both are available.

#### Full duplex UART

- Baud rate timer, selected from Timer 0 to 3 or Timer A
- Parity check, overrun error/ framing error detection
- Transfer size 7 to 8 bits can be selected

### Serial 2: UART (full duplex)/ Clock synchronous

Clock synchronous serial interface

- Transfer clock source fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4, Timer 0 to 3 or Timer A divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB can be selected as the first bit to be transferred,



arbitrary sizes of 2 to 8 bits are selectable.

- Sequence transmission, reception or both are available.

#### Full duplex UART

- Baud rate timer, selected from Timer 0 to 3 or Timer A
- Parity check, overrun error/ framing error detection
- Transfer size 7 to 8 bits can be selected

## Serial 4: Multi master IIC/ Clock synchronous

#### Clock synchronous serial interface

- Transfer clock source fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/32, fs/2, fs/4, Timer 0 to 3 or Timer A divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB can be selected as the first bit to be transferred, arbitrary sizes of 2 to 8 bits are selectable.
- Sequence transmission, reception or both are available.

#### Multi master IIC

- 7-bit slave address is settable.
- General call communication mode is supported.

#### - Automatic Reset:

Power detection level: 4.3 V (at rising), 4.2 V (at falling)

- LED Driver: 8 pins (Port A)

#### - Ports

I/O ports	72 pins
Serial Interface pins	21 pins
Timer I/O	11 pins
Buzzer output pins	2 pins
A/D input pins	12 pins
External Interrupt pins	5 pins
LED (large current) driver	8 pins
High-speed oscillation	2 pins
Low-speed oscillation	2 pins

## Special pins 8 pins

Operation mode input pins 3 pins
Reset input pin 1 pin
Analog reference voltage input pin 1 pin
Power pins 3 pins



# 1.3 Pin Description

# 1.3.1 Pin configuration




Figure:1.3.1 Pin Configuration (80-pin LQFP)



# 1.3.2 Pin Specification

Pins	Special Functions	I/O	Direction Control	Pin Control	Functions Description
	TM7IOB	in/out			Timer 7 input/output
P00	SBI1A	in/out	P0DIR0	P0PLU0	Serial 1 data input
	RXD1A	in/out			UART 1 data input
	TM8IOB	in/out			Timer 8 input/output
	SBO1A	in/out			Serial 1 data input/output
P01	TXD1A	in/out	P0DIR1	P0PLU1	UART 1 data input/output
	OCD_DATA	in/out			On-boad programmer data pin
Doo	SBT1A	in/out	Popipo	DODLLIO	Serial 1 clock input/output
P02	OCD_CLK	in/out	PUDIK2	PUPLU2	On-boad programmer clock supply pin
P03	TM0IOB	in/out	DODIDO	DODLLIA	Timer 0 input/output
P03	TM2IOB	in/out	PUDIKS	PUPLU3	Timer 2 input/output
P04	-	in/out	P0DIR4	P0PLU4	-
P05	-	in/out	P0DIR5	P0PLU5	-
P06	-	in/out	P0DIR6	P0PLU6	-
P10	-	in/out	P0DIR10	P0PLU10	-
P20	IRQ0	in/out	P2DIR0	P2PLU0	External Interrupt 0
P21	IRQ1	in/out	P2DIR1	P2PLU1	External Interrupt 1
P22	IRQ2	in/out	P2DIR2	P2PLU2	External Interrupt 2
P23	IRQ3	in/out	P2DIR3	P2PLU3	External Interrupt3
P24	IRQ4	in/out	P2DIR4 F	P2PLU4	External Interrupt4
P25	OSC1	in/out	P2DIR5	P2PLU5	Ceramic/crystal high-speed clock input
P26	OSC2	in/out	P2DIR4 P. P2DIR5 P.	P2PLU6	Ceramic/crystal high-speed clock output
P27	NRST	in/out	-	-	Reset
P33	SB04B	in/out	P3DIR3	D3DI I I3	Serial 4 data input/output
1 33	SDA4B	in/out	T JDING	1 31 203	Multi-master IIC 4 data input/output
P34	SBT4B	in/out	P3DIR4	D3DI I IV	Serial 4 clock input/output
1 34	SCL4B	in/out	1 3DIK4	1 31 204	Multi-master IIC 4 clock input/output
P35	SBI4B	in/out	P3DIR5	P3PLU5	Serial 4 data input
P43	SBO0B	in/out	P4DIR3	P4PI I I3	Serial 0 data input/output
0	TXD0B	in/out	5	200	UART 0 data input/output
P44	SBI0B	in/out	P4DIR4	P4PLU4	Serial 0 data input
	RXD0B	in/out			UART 0 data input
P45	SBT0B	in/out	P4DIR5	P4PLU5	Serial 0 clock input/output
P46	-	in/out	P4DIR6	P4PLU6	-
P47	-	in/out	P4DIR7	P4PLU7	-
	KEY0	in/out			Key interrupt 0
P50	SBO0A	in/out	P5DIR0	P5PLU0	Serial 0 data input/output
	TXD0A	in/out			UART 0 data input/output
	KEY1	in/out			Key interrupt 1
P51	SBI0A	in/out	P5DIR1	P5PLU1	Serial 0 data input
	RXD0A	in/out		ODIR5         POPLU5           ODIR6         POPLU6           ODIR10         POPLU10           2DIR0         P2PLU0           2DIR1         P2PLU1           2DIR2         P2PLU2           2DIR3         P2PLU3           2DIR4         P2PLU4           2DIR5         P2PLU6           -         -           3DIR3         P3PLU3           3DIR4         P3PLU4           3DIR5         P3PLU5           4DIR3         P4PLU3           4DIR4         P4PLU4           4DIR5         P4PLU5           4DIR6         P4PLU6           4DIR7         P4PLU7           5DIR0         P5PLU0	UART 0 data input

9



Pins   Special Functions   Procession   Proces		1		ſ	1	
PSD   PSD	Pins		I/O			Functions Description
SSTOA   In/out   P5DIR3   P5PLU3   Serial O clock input/output	P52	KEY2	in/out	P5DIR2	P5PI I I2	Key interrupt 2
PSD   PSD	1 02	SBT0A	in/out	1 ODIIVE	1 01 202	Serial 0 clock input/output
BUZZER   in/out	D53	KEY3	in/out	P5DIR3	P5DI I I3	Key interrupt 3
P50	1 33	BUZZER	in/out	T SDIIKS	1 31 203	Buzzer output
NBUZZER   In/out   P5DIR5   P5PLU5   Key interrupt 5	DE/	KEY4	in/out	DEDID4	DEDITIA	Key interrupt 4
P56	F 34	NBUZZER	in/out	F 3DIIX4	F JF LO4	Buzzer reverse output
P57   KEY7	P55	KEY5	in/out	P5DIR5	P5PLU5	Key interrupt 5
P661	P56	KEY6	in/out	P5DIR6	P5PLU6	Key interrupt 6
P602   TM110B	P57	KEY7	in/out	P5DIR7	P5PLU7	Key interrupt 7
P68	P61	-	in/out	P6DIR1	P6PLU1	-
P64	P62	TM1IOB	in/out	P6DIR2	P6PLU2	Timer 1 input/output
P65   SBI4A	P63	ТМЗІОВ	in/out	P6DIR3	P6PLU3	Timer 3 input/output
SB04A	P64	-	in/out	P6DIR4	P6PLU4	-
P66	P65	SBI4A	in/out	P6DIR5	P6PLU5	Serial 4 data input
SDA4A   in/out   P6DIR7   P6PLU7   Serial 1 clock input/output	Dee	SBO4A	in/out	DEDIDE	Debille	Serial 4 data input/output
P67   SCL4A   in/out   P6DIR7   P6PLU7   Multi-master IIC 4 clock input/output	-00	SDA4A	in/out	0 אורחי.י	1. OF EOO	Multi-master IIC 4 data input/output
SCL4A   in/out   SBO2   in/out   P7DIR0   P7DLU0   Serial 2 data input/output   UART 2 data input/output   UART 2 data input/output   UART 2 data input   UART 3 data input/output   UART 1 data input/output   UART 1 data input/output   UART 1 data input   UART 1 da	D67	SBT4A	in/out	DEDID7	DEDI LIZ	Serial 4 clock input/output
P70         TXD2         in/out         P7DIR0         P7PLU0         UART 2 data input/output           P71         SBI2         in/out         P7DIR1         P7PLU1         Serial 2 data input           P72         SBT2         in/out         P7DIR2         P7PLU2         Serial 2 clock input/output           P73         -         in/out         P7DIR3         P7PLU3         -           P74         -         in/out         P7DIR4         P7PLU4         -           P75         TXD1B         in/out         P7DIR5         P7PLU5         Serial 1 data input/output           P76         SB11B         in/out         P7DIR6         P7PLU6         Serial 1 data input/output           P77         SBT1B         in/out         P7DIR7         P7PLU6         Serial 1 data input/output           P80         -         in/out         P7DIR7         P7PLU7         Serial 1 clock input/output           P81         in/out         P8DIR0         P8PLU0         -           P82         in/out         P8DIR1         P8PLU1         -           P83         in/out         P8DIR3         P8PLU3         -           P84         in/out         P8DIR3         P8PLU3         <	107	SCL4A	in/out	FODIKI	F OF LOT	Multi-master IIC 4 clock input/output
TXD2	P70	SBO2	in/out	PZDIPO	D7DLLIO	Serial 2 data input/output
P71	170	TXD2	in/out	P7DIR1 P7	77 200	UART 2 data input/output
RXD2	D71	SBI2	in/out	P7DIR1 P	D7DI I I1	Serial 2 data input
P73   -		RXD2	in/out		77 201	UART 2 data input
P74   -	P72	SBT2	in/out	P7DIR2	P7PLU2	Serial 2 clock input/output
SB01B	P73	-	in/out	P7DIR3	P7PLU3	-
P75	P74	-	in/out	P7DIR4	P7PLU4	-
TXD1B	P75	SBO1B	in/out	P7DIR5	P7PLU5	Serial 1 data input/output
P76         RXD1B         In/out         P7DIR6         P7PLU6         UART 1 data input           P77         SBT1B         In/out         P7DIR7         P7PLU7         Serial 1 clock input/output           P80         -         in/out         P8DIR0         P8PLU0         -           P81         -         in/out         P8DIR1         P8PLU1         -           P82         -         in/out         P8DIR2         P8PLU2         -           P83         -         in/out         P8DIR3         P8PLU3         -           P84         -         in/out         P8DIR4         P8PLU4         -           P85         -         in/out         P8DIR5         P8PLU5         -           P86         -         in/out         P8DIR6         P8PLU6         -           P87         -         in/out         P8DIR7         P8PLU7         -           P90         XI         in/out         P9DIR0         P9PLU0         Ceramic/crystal low-speed clock input           P91         XO         in/out         P9DIR2         P9PLU2         -           P93         -         in/out         P9DIR3         P9PLU3         - <t< td=""><td></td><td>TXD1B</td><td>in/out</td><td>7.5</td><td> 200</td><td>UART 1 data input/output</td></t<>		TXD1B	in/out	7.5	200	UART 1 data input/output
RXD1B         in/out         P7DIR7         P7PLU7         Serial 1 clock input/output           P80         -         in/out         P8DIR0         P8PLU0         -           P81         -         in/out         P8DIR1         P8PLU1         -           P82         -         in/out         P8DIR2         P8PLU2         -           P83         -         in/out         P8DIR3         P8PLU3         -           P84         -         in/out         P8DIR4         P8PLU4         -           P85         -         in/out         P8DIR5         P8PLU5         -           P86         -         in/out         P8DIR7         P8PLU6         -           P87         -         in/out         P8DIR7         P8PLU7         -           P90         XI         in/out         P9DIR0         P9PLU0         Ceramic/crystal low-speed clock input           P91         XO         in/out         P9DIR1         P9PLU2         -           P93         -         in/out         P9DIR3         P9PLU3         -           P94         -         in/out         P9DIR4         P9PLU4         -	P76	SBI1B	in/out	P7DIR6	P7PI I I6	Serial 1 data input
P80         -         in/out         P8DIR0         P8PLU0         -           P81         -         in/out         P8DIR1         P8PLU1         -           P82         -         in/out         P8DIR2         P8PLU2         -           P83         -         in/out         P8DIR3         P8PLU3         -           P84         -         in/out         P8DIR4         P8PLU4         -           P85         -         in/out         P8DIR5         P8PLU5         -           P86         -         in/out         P8DIR6         P8PLU6         -           P87         -         in/out         P8DIR7         P8PLU7         -           P90         XI         in/out         P9DIR0         P9PLU0         Ceramic/crystal low-speed clock input           P91         XO         in/out         P9DIR1         P9PLU1         Ceramic/crystal low-speed clock output           P92         -         in/out         P9DIR2         P9PLU2         -           P93         -         in/out         P9DIR3         P9PLU3         -           P94         -         in/out         P9DIR4         P9PLU4         -	170	RXD1B	in/out	72.110	177 200	UART 1 data input
P81         -         in/out         P8DIR1         P8PLU1         -           P82         -         in/out         P8DIR2         P8PLU2         -           P83         -         in/out         P8DIR3         P8PLU3         -           P84         -         in/out         P8DIR4         P8PLU4         -           P85         -         in/out         P8DIR5         P8PLU5         -           P86         -         in/out         P8DIR6         P8PLU6         -           P87         -         in/out         P8DIR7         P8PLU7         -           P90         XI         in/out         P9DIR0         P9PLU0         Ceramic/crystal low-speed clock input           P91         XO         in/out         P9DIR1         P9PLU1         Ceramic/crystal low-speed clock output           P92         -         in/out         P9DIR2         P9PLU2         -           P93         -         in/out         P9DIR3         P9PLU3         -           P94         -         in/out         P9DIR4         P9PLU4         -	P77	SBT1B	in/out	P7DIR7	P7PLU7	Serial 1 clock input/output
P82         -         in/out         P8DIR2         P8PLU2         -           P83         -         in/out         P8DIR3         P8PLU3         -           P84         -         in/out         P8DIR4         P8PLU4         -           P85         -         in/out         P8DIR5         P8PLU5         -           P86         -         in/out         P8DIR6         P8PLU6         -           P87         -         in/out         P8DIR7         P8PLU7         -           P90         XI         in/out         P9DIR0         P9PLU0         Ceramic/crystal low-speed clock input           P91         XO         in/out         P9DIR1         P9PLU1         Ceramic/crystal low-speed clock output           P92         -         in/out         P9DIR2         P9PLU2         -           P93         -         in/out         P9DIR3         P9PLU3         -           P94         -         in/out         P9DIR4         P9PLU4         -	P80	-	in/out	P8DIR0	P8PLU0	-
P83         -         in/out         P8DIR3         P8PLU3         -           P84         -         in/out         P8DIR4         P8PLU4         -           P85         -         in/out         P8DIR5         P8PLU5         -           P86         -         in/out         P8DIR6         P8PLU6         -           P87         -         in/out         P8DIR7         P8PLU7         -           P90         XI         in/out         P9DIR0         P9PLU0         Ceramic/crystal low-speed clock input           P91         XO         in/out         P9DIR1         P9PLU1         Ceramic/crystal low-speed clock output           P92         -         in/out         P9DIR2         P9PLU2         -           P93         -         in/out         P9DIR3         P9PLU3         -           P94         -         in/out         P9DIR4         P9PLU4         -	P81	-	in/out	P8DIR1	P8PLU1	-
P84         -         in/out         P8DIR4         P8PLU4         -           P85         -         in/out         P8DIR5         P8PLU5         -           P86         -         in/out         P8DIR6         P8PLU6         -           P87         -         in/out         P8DIR7         P8PLU7         -           P90         XI         in/out         P9DIR0         P9PLU0         Ceramic/crystal low-speed clock input           P91         XO         in/out         P9DIR1         P9PLU1         Ceramic/crystal low-speed clock output           P92         -         in/out         P9DIR2         P9PLU2         -           P93         -         in/out         P9DIR3         P9PLU3         -           P94         -         in/out         P9DIR4         P9PLU4         -	P82	-	in/out	P8DIR2	P8PLU2	-
P85         -         in/out         P8DIR5         P8PLU5         -           P86         -         in/out         P8DIR6         P8PLU6         -           P87         -         in/out         P8DIR7         P8PLU7         -           P90         XI         in/out         P9DIR0         P9PLU0         Ceramic/crystal low-speed clock input           P91         XO         in/out         P9DIR1         P9PLU1         Ceramic/crystal low-speed clock output           P92         -         in/out         P9DIR2         P9PLU2         -           P93         -         in/out         P9DIR3         P9PLU3         -           P94         -         in/out         P9DIR4         P9PLU4         -	P83	-	in/out	P8DIR3	P8PLU3	-
P86         -         in/out         P8DIR6         P8PLU6         -           P87         -         in/out         P8DIR7         P8PLU7         -           P90         XI         in/out         P9DIR0         P9PLU0         Ceramic/crystal low-speed clock input           P91         XO         in/out         P9DIR1         P9PLU1         Ceramic/crystal low-speed clock output           P92         -         in/out         P9DIR2         P9PLU2         -           P93         -         in/out         P9DIR3         P9PLU3         -           P94         -         in/out         P9DIR4         P9PLU4         -	P84	-	in/out	P8DIR4	P8PLU4	-
P87         -         in/out         P8DIR7         P8PLU7         -           P90         XI         in/out         P9DIR0         P9PLU0         Ceramic/crystal low-speed clock input           P91         XO         in/out         P9DIR1         P9PLU1         Ceramic/crystal low-speed clock output           P92         -         in/out         P9DIR2         P9PLU2         -           P93         -         in/out         P9DIR3         P9PLU3         -           P94         -         in/out         P9DIR4         P9PLU4         -	P85	-	in/out	P8DIR5	P8PLU5	-
P90         XI         in/out         P9DIR0         P9PLU0         Ceramic/crystal low-speed clock input           P91         XO         in/out         P9DIR1         P9PLU1         Ceramic/crystal low-speed clock output           P92         -         in/out         P9DIR2         P9PLU2         -           P93         -         in/out         P9DIR3         P9PLU3         -           P94         -         in/out         P9DIR4         P9PLU4         -	P86	-	in/out	P8DIR6	P8PLU6	-
P91         XO         in/out         P9DIR1         P9PLU1         Ceramic/crystal low-speed clock output           P92         -         in/out         P9DIR2         P9PLU2         -           P93         -         in/out         P9DIR3         P9PLU3         -           P94         -         in/out         P9DIR4         P9PLU4         -	P87	-	in/out	P8DIR7	P8PLU7	-
P92         -         in/out         P9DIR2         P9PLU2         -           P93         -         in/out         P9DIR3         P9PLU3         -           P94         -         in/out         P9DIR4         P9PLU4         -	P90	XI	in/out	P9DIR0	P9PLU0	Ceramic/crystal low-speed clock input
P93         -         in/out         P9DIR3         P9PLU3         -           P94         -         in/out         P9DIR4         P9PLU4         -	P91	хо	in/out	P9DIR1	P9PLU1	Ceramic/crystal low-speed clock output
P94 - in/out P9DIR4 P9PLU4 -	P92	-	in/out	P9DIR2	P9PLU2	-
	P93	-	in/out	P9DIR3	P9PLU3	-
P95 - in/out P9DIR5 P9PLU5 -	P94	-	in/out	P9DIR4	P9PLU4	-
<u> </u>	P95	-	in/out	P9DIR5	P9PLU5	-



Pins	Special Functions	I/O	Direction Control	Pin Control	Functions Description
	AN0	in/out			Analog 0 input
PA0	LED0	in/out	PADIR0	PAPLU0	LED driving pin 0
	TM0IOA	in/out			Timer 0 input/output
	AN1	in/out			Analog 1 input
PA1	LED1	in/out	PADIR1	PAPLU1	LED driving pin 1
	TM1IOA	in/out	1		Timer 1 input/output
	AN2	in/out			Analog 2 input
PA2	LED2	in/out	PADIR2	PAPLU2	LED driving pin 2
	TM2IOA	in/out	1		Timer 2 input/output
	AN3	in/out			Analog 3 input
PA3	LED3	in/out	PADIR3	PAPLU3	LED driving pin 3
	TM3IOA	in/out	1		Timer 3 input/output  Analog 4 input
PA4	AN4	in/out	PADIR4	PAPLU4	Analog 4 input
F 7.4	LED4	in/out	- FADIK4	PAPEO4	LED driving pin 4
	AN5	in/out			Analog 5 input
PA5	LED5	in/out	PADIR5	PAPLU5	LED driving pin 5
	TM7IOA	in/out			Timer 7 input/output
	AN6	in/out			Analog 6 input
PA6	LED6	in/out	PADIR6	PAPLU6	LED driving pin 6
	TM8IOA	in/out			Timer 8 input/output
PA7	AN7	in/out	PADIR7	PAPLU7	Analog 7 input
FAI	LED7	in/out	FADIKI	PAPLOT	LED driving pin 7
PB0	AN8	in/out	PBDIR0	PBPLU0	Analog 8 input
PB1	AN9	in/out	PBDIR1	PBPLU1	Analog 9 input
PB2	AN10	in/out	PBDIR2	PBPLU2	Analog 10 input
PB3	AN11	in/out	PBDIR3	PBPLU3	Analog 11 input



# 1.3.3 Pin Functions

Pins	NO	I/O	Function	Description	
VDD5	18	-	Dawer connect nine	Apply 4.0 V to 5.5 V to VDD5 and 0 V connect 0.1 μF + 1 μF or	
VSS	15	-	Power connect pins	larger bypass capacitor for internal power stabilization.	
VDD18	19	-	Internal power output pin	This pin is output 1.8 V from internal power circuit. Don't use the power supply to external device. For internal power circuit output stability, connect at least 0.1 $\mu\text{F}$ + 1 $\mu\text{F}$ one bypass capacitor between VDD18 and VSS.	
OSC1	16	Input	High speed operation clock input pin	Connect these oscillation pins to ceramic or crystal ossillators for high-frequency clock operation. If the clock is an external input,	
OSC2	17	Output	High speed operation clock output pin	connect it to OSC1 and leave OSC2 open. The chip will not operate with an external clock when using STOP mode.	
NRST	12	I/O	Reset pin [Active low]	This pin resets the chip when power is turned on, is allocated as P2T and contains an internal pull-up resistor (Typ. 50 kΩ). Setting this pin low initialize the internal state of the device. Thereafter, setting the input to high releases the reset. The hardware waits for the system clock to stabilize, then processes the reset interrupt. If a capacitor is to be inserted between NRST and VSS, it is recommended that a discharge diode be placed between NRST and VDD5.	
ATRST	11	input	Auto reset setting pin	Input "High" to enable auto reset function and "Low" to disable this function	
P00	21				
P01	22				
P02	23		I/O port 0	7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by P0DIR register. A pull-up resistor for each bit can be selected individually by P0PLU register. At reset, the input mode is selected and pull-up resistor is disabled (high impedance).	
P03	24	I/O			
P04	25				
P05	26				
P06	27				
P10	33	I/O	I/O port 1	1-bit CMOS tri-state I/O port. It can be set as either an input or output by P1DIR register. A pull-up resistor can be selected by P1PLU register. At reset, the input mode is selected and pull-up resistor is disabled (high impedance).	
P20	28				
P21	29				
P22	30			7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by P2DIR register. A pull-up resistor for	
P23	31	I/O	I/O port 2	each bit can be selected individually by P2PLU register. At reset, the input mode is selected and pull-up resistor is disabled (high	
P24	32			impedance)	
P25	16				
P26	17				
P27	12	input	input port 2	P27 has an N-channel open-drain configuration.	
P33	34			3-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by P3DIR register. A pull-up resistor for	
P34	35	I/O	I/O port 3	each bit can be selected individually by P3PLU register.  At reset, the input mode is selected and pull-up resistor is disabled	
P35	36			(high impedance).	
P43	37				
P44	38			5-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by P4DIR register. A pull-up resistor for	
P45	39	I/O	I/O port 4	each bit can be selected individually by P4PLU register. At reset, the input mode is selected and pull-up resistor is disabled (high	
P46	40			impedance).	
P47	41				



Pins	NO	I/O	Function	Description
P50	49			
P51	48	1		
P52	47			O hit CMOS tri state I/O and Find hit and
P53	46	1/0	1/O most 5	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by P5DIR register. A pull-up resistor for
P54	45	1/0	I/O port 5	each bit can be selected individually by P5PLU register. At reset, the input mode is selected and pull-up resistor is disabled
P55	44	1/0		(high impedance).
P56	43			
P57	42			
P61	50			
P62	51			
P63	52			7-bit CMOS tri-state I/O port. Each bit can be set individually as
P64	53	I/O	I/O port 6	either an input or output by P6DIR register. A pull-up resistor for each bit can be selected individually by P6PLU register. At reset,
P65	54			the input mode is selected and pull-up resistor is disabled (high impedance).
P66	55			
P67	56			
P70	57			
P71	58	1		
P72	59		I/O port 7	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by P7DIR register. A pull-up resistor for each bit can be selected individually by P7PLU register. At reset, the input mode is selected and pull-up resistor is disabled (high impedance).
P73	60	1/0		
P74	61	1/0	TO poil 7	
P75	62			
P76	63			
P77	64			
P80	65			
P81	66			
P82	67			8-bit CMOS tri-state I/O port. Each bit can be set individually as
P83	68	I/O	I/O port 8	either an input or output by P8DIR register. A pull-up resistor for each bit can be selected individually by P8PLU register. At reset,
P84	69	.,,	we porte	the input mode is selected and pull-up resistor is disabled (high impedance).
P85	70			,
P86	71			
P87	72			
P90	13			
P91	14			6-bit CMOS tri-state I/O port. Each bit can be set individually as
P92	73	I/O	I/O port 9	either an input or output by P9DIR register. A pull-up resistor for each bit can be selected individually by P9PLU register.
P93	74			At reset, the input mode is selected and pull-up resistor is disabled (high impedance).
P94	75			, ,
P95	76			
PA0	1			
PA1	2			
PA2	3			8-bit CMOS tri-state I/O port. Each bit can be set individually as
PA3	4	I/O	I/O port A	either an input or output by PADIR register. A pull-up resistor for each bit can be selected individually by PAPLU register. At reset,
PA4	5	" -		the input mode is selected and pull-up resistor is disabled (high impedance).
PA5	6			impedance).
PA6	7			
PA7	8			



Pins	NO	I/O	Function	Description		
PB0	80					
PB1	79			4-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by PBDIR register. A pull-up resistor for		
PB2	78	I/O	Serial interface transmission data out put pins  Serial interface reception data input pins  Serial interface Clock I/O pins  UART transmission data output pins  UART reception data output pins	each bit can be selected individually by PBPLU register. At reset, the input mode is selected and pull-up resistor is disabled		
PB3	77			(high impedance).		
SBO0A	49					
SBO0B	37			Transmission data output pins for serial interface 0,1,2,4. The out-		
SBO1A	22			put configuration, either COMS push-pull or Nch open-drain can be selected in P00DC, P30DC, P40DC, P50DC, P60DC and		
SBO1B	62	Output	Serial interface transmission data out-	P7ODC registers. Pull-up resistor can be selected in P0PLU, P3PLU, P4PLU, P5PLU, P6PLU, and P7PLU registers. Select out-		
SBO2	57			put mode in P0DIR, P3DIR, P4DIR, P5DIR, P6DIR, and P7DIR registers and set serial data output mode in serial mode register 1		
SBO4A	55			(SC0MD1, SC1MD1, SC2MD1, SC4MD1). These can be used as normal I/O pins when serial interface is not used.		
SBO4B	34					
SBI0A	48					
SBI0B	38					
SBI1A	21			Reception data input pins for serial interface 0,1,2,4. Pull-up resistor can be selected in P0PLU, P3PLU, P4PLU, P5PLU, P6PLU		
SBI1B	63	Input	·	and P7PLU registers. Select the output mode in P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers and select serial data		
SBI2	58		pins	input mode in serial mode register 1 (SC0MD1, SC1MD1, SC2MD1, SC4MD1). These can be used as normal I/O pins when serial interface is not used.		
SBI4A	54					
SBI4B	36					
SBT0A	47					
SBT0B	39		Serial interface Clock I/O pins	Clock I/O pins for serial interface 0,1,2,4. The output configuration, either COMS push-pull or Nch open-drain can be selected in P0ODC, P3ODC, P4ODC, P5ODC, P6ODC and P7ODC registers. Pull-up resistor can be selected in P0PLU, P3PLU, P4PLU, P5PLU and P7PLU registers. Select clock I/O in P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers and serial mode register 1 (SC0MD1, SC1MD1, SC2MD1, SC4MD1) with the communication mode. These can be used as normal I/O pins when serial interface is not used.		
SBT1A	23					
SBT1B	64	I/O				
SBT2	59					
SBT4A	56		Genai interface Glock I/O pins			
SBT4B	35					
TXD0A	49			In serial interface 0,1,2 in UART mode, this pin is configured as the		
TXD0B	37			transmission data output pin. The output configuration, either COMS push-pull or Nch open-drain can be selected in POODC,		
TXD1A	22	Output	UART transmission data output pins	P4ODC, P5ODC, P6ODC and P7ODC registers. Pull-up resistor can be selected by P0PLU, P4PLU, P5PLU(D), P6PLU and		
TXD1B	62			P7PLU registers. Select the output mode in P0DIR, P4DIR, P5DIR, P6DIR and P7DIR registers and select serial data output		
TXD2	57			mode in serial mode register 1 (SC0MD1, SC1MD1, SC2MD1). These can be used as normal I/O pins when serial interface is not used.		
RXD0A	48			In parial interface 0.4.2 in HADT made this six is configured as the		
RXD0B	38			In serial interface 0,1,2 in UART mode, this pin is configured as the reception data input pin. Pull-up resistor can be selected in POPLU.		
RXD1A	21	Input	UART reception data output pins	P4PLU, P5PLU(D), P6PLU and P7PLU registers. Select the input mode in P0DIR, P4DIR, P5DIR, P6DIR and P7DIR registers and select activities in action mode registers. (SCOMDA, SCAMDA)		
RXD1B	63			select serial input in serial mode register 1 (SC0MD1, SC1MD1, SC2MD1). These can be used as normal I/O pins when serial interface in net used.		
RXD2	58			interface is not used.		
SDA4A	55			In serial interface 4 in IIC mode, this pin is configured as the data I/		
SDA4B	34	I/O	IIC data I/O pins	O pin. For the output configuration, select Nch open-drain in P3ODC and P6ODC register and set pull-up resistor in P3PLU and P6PLU register. Select the output mode in P0DIR register and P6DIR register select serial data I/O mode by serial mode register 1 (SC4MD1). These can be used as normal I/O pin when serial interface is not used.		
SCL4A	56			In serial interface 4 in IIC mode, this pin is configured as the clock		
SCL4B	35	I/O	IIC clock I/O pins	I/O pin. For the output configuration, select Nch open-drain in P00DC and P60DC register and set pull-up resistor by P0PLU and P6PLU register. Select the output mode at P0DIR register and P6DIR register select serial clock I/O mode in serial mode register 1 (SC4MD1). These can be used as normal I/O pin when serial interface is not used		



Pins	NO	I/O	Function	Description		
TM0IOA	1					
TM0IOB	24					
TM1IOA	2			Event counter clock input pin, timer output and PWM signal output pin for 8-bit timer 0 to 3. To use this pin as event clock input, con-		
TM1IOB	51			figure it as input by P0DIR, P6DIR and PADIR register. In the input mode, pull-up resistor can be selected in P0PLU, P6PLU, and		
TM2IOA	3	I/O	Timer I/O pins	PAPLU registers. For timer output, PWM signal output, select the special function pin in P0OMD1, P0OMD2, P6OMD and PAOMD		
TM2IOB	24			registers, and set to the output mode in P0DIR, P6DIR and PADIR registers. These can be used as normal I/O pins when Timer I/O		
TM3IOA	4			pin is not used.		
ТМЗІОВ	52		Timer I/O pins  Buzzer output pins  Timer I/O pins  A/D reference voltage input pin  Analog input pins  External interrupt  Key interrupt input pins			
BUZZER	46			Piezoelectric buzzer driving pin. Buzzer output is available to Port		
NBUZZER	45	Output	Buzzer output pins	5. The driving frequency can be set in DLYCTR register. In order to select Buzzer output, select the special function pin in P5OMD reg- ister, and set P5DIR register to the output mode. At the same time, select Buzzer output in oscillation stabilization wait control register (DLYCTR). These can be used as normal I/O pins when Buzzer output is not used.		
TM7IOA	6			Event counter clock input pin, timer output and PWM signal output pin for 16-bit timer7and 8. To use this pin as event clock input, con-		
TM7IOB	21			figure it as input with P0DIR and PADIR registers. In the input mode, pull-up resistor can be selected by P0PLU and PAPLU reg-		
TM8IOA	7	I/O	Timer I/O pins	isters. For timer output, PWM signal output, select the special function pin in POOMD1 and PAOMD registers, and set to the out-		
TM8IOB	22			put mode in P0DIR and PADIR registers. These can be used as normal I/O pins when not used as timer I/O pins.		
VREF+	9	-	A/D reference voltage input pin	Reference power supply pin for A/D converter. Normally, the values of $V_{REF+} = V_{DD5}$ is used.		
AN0	1		Angleg input pine	Analog input pins for 12-channel, 10-bit A/D converter. Select the analog input by PAIMD, PBIMD register. When not used for analog		
AN1	2					
AN2	3					
AN3	4					
AN4	5					
AN5	6	input				
AN6	7	input	Arialog Iriput piris	input, these pins can be used as normal input pins.		
AN7	8					
AN8	80					
AN9	79					
AN10	78	1				
AN11	77					
IRQ0	28					
IRQ1	29			External interrupt input pins. Select the external interrupt input enable by IRQCNT register. The valid edge for IRQ0 to 4 can be		
IRQ2	30	Input	External interrupt	selected with IRQnICR register. IRQ2 to 4 can be set at both		
IRQ3	31			edges at pin voltage level. When not used for interrupts, these can be used as normal input pins.		
IRQ4	32					
KEY0	49					
KEY1	48					
KEY2	47					
KEY3	46		Kee intermed in set of	Input pins for KEY interrupt based on OR condition result of pin inputs. These can be set to key input pins by 1-bit with KEY inter-		
KEY4	45	Input	key interrupt input pins	rupt control register (KEYT3_1IMD, KEY3_2_IMD). When not used for KEY input, these pins can be used as normal I/O pins.		
KEY5	44	1		, , , , , , , , , , , , , , , , , , , ,		
KEY6	43	1				
KEY7	42	1				



Pins	NO	I/O	Function	Description	
LED0	1				
LED1	2				
LED2	3				
LED3	4	Output	LED drive pins	Large current output pins. Select the large current output by LED- CNT registers. When not used for LED output, these pins can be used as normal I/O pins.	
LED4	5	Output			
LED5	6				
LED6	7				
LED7	8				
DMOD	20	Input	Mode switch input pins	Set always to V <sub>DD5</sub> .	
MMOD	10	Input	ROM area switch input pins at start	Set always to V <sub>SS</sub> .	



For the MMOD setup in rewriting the flash memory, refer to [Chapter Internal Flash Memory] of LSI User's Manual.



# 1.4 Block Diagram

## 1.4.1 Block Diagram




Figure:1.4.1 Block Diagram



# 1.5 Electrical Characteristics

When using this LSI, consult our sales offices for the product specifications.

Structure	CMOS integrated circuit
Application	General-purpose
Function	CMOS 8-bit single chip microcomputer



# 1.5.1 Absolute Maximum Ratings

#### A. Absolute Maximum Ratings \*2 \*3 \*4

 $V_{SS} = 0 V$ 

	Parameter		Symbol	Rating	Unit
A1	Power supply volta	age	$V_{DD5}$	-0.3 to +7.0	
A2	Power supply volta	age	V <sub>DD18</sub>	-0.3 to +2.5	
А3	Input pin voltage		VI	-0.3 to V <sub>DD5</sub> +0.3 (upper limit: 7.0 V)	V
A4	Output pin voltage		Vo	-0.3 to V <sub>DD5</sub> +0.3 (upper limit: 7.0 V)	
A5	I/O pin voltage		V <sub>IO1</sub>	-0.3 to V <sub>DD5</sub> +0.3 (upper limit: 7.0 V)	
A6		LED output	I <sub>OL1</sub> (peak)	30	
A7	Peak output current	Other than LED output	I <sub>OL2</sub> (peak)	20	
A8		All pins	I <sub>OH</sub> (peak)	-10	mA
A9		LED output	I <sub>OL1</sub> (avg)	20	IIIA
A10	Average output current *1	Other than LED output	I <sub>OL2</sub> (avg)	15	
A11		All pins	I <sub>OH</sub> (avg)	-5	
A12					
A13	Power dissipation		P <sub>D</sub>	400	mW
A14	1 ower dissipation		. 0	400	''''
A15					
A16	Operating ambient	t temperature	T <sub>opr</sub>	-40 to +85	°C
A17	Storage temperatu	ire	T <sub>STG</sub>	-55 to +125	

<sup>\*1</sup> Applied to any 100 ms period.

<sup>\*3</sup> Connect appropriate capacitor about 0.1 μF + 1.0 μF between VDD18 pin and VSS pin, near the microcontroller according to the Figure:1.5.1 shown below for the internal power supply stabilization.




Figure:1.5.1 Capacitor Connection between VDD18 and VSS Pins

\*4 The absolute maximum ratings are the limit values beyond which the LSI may be damaged.

 $<sup>^{*}</sup>$ 2 Connect at least one bypass capacitor of 0.1 μF + 1.0 μF or larger between VDD5 pin and GND for the internal power voltage stabilization



# 1.5.2 Operating Conditions

#### **B.** Operating Conditions

 $V_{SS} = 0 V$ 

	Ta = $-40$ °C to $+85$ °C
,	

Parameter		Symbol	Conditions		Rating		Unit
	Farameter Symbo		Conditions		TYP	MAX	Offic
Pow	er supply voltage *5						
B1	Power supply voltage	V <sub>DD1</sub>		4.0		5.5	
B2	RAM retention power supply voltage	V <sub>DD2</sub>	During STOP mode	2.2		5.5	V
Ope	rating speed *6						
В3		t <sub>c1</sub>	V <sub>DD5</sub> = 4.0 V to 5.5 V (When ROMHND flag of HANDSHAKE register is "1".)	0.05			
B4	Instruction execution time fs t		$V_{\rm DD5}$ = 4.0 V to 5.5 V (When ROMHND flag of HANDSHAKE register is "0".)	0.10			μs
B5		t <sub>c3</sub>	V <sub>DD5</sub> = 4.0 V to 5.5 V	61			

<sup>\*5</sup> fs: Machine clock frequency

## External Oscillator 1 Figure:1.5.2

В6	Frequency	f <sub>hosc1</sub>	V <sub>DD5</sub> is within the specified operating power supply voltage range. (Refer to the ratings of B1 to B2 for the	2.0		10	MHz			
B7	Internal feedback resistor	R <sub>f10</sub>	operating supply voltage range) $V_{DD5} = 5.0 \text{ V}$		980		kΩ			
Exte	External Oscillator 2 Figure:1.5.3									

	•				
B8	Frequency	f <sub>sosc1</sub>	V <sub>DD5</sub> = 4.0 V to 5.5 V	32.768	kHz
В9	Internal feedback	R <sub>f20</sub>	V <sub>DD5</sub> = 5.0 V	6.2	МΩ

<sup>\*6</sup> tc1 to 2: when the machine clock is selected from external high-speed oscillation, internal high-speed oscillation, or both the oscillations multiplied by PLL.






Figure:1.5.2 External Oscillator 1




Figure:1.5.3 External Oscillator 2

Connect external capacitors suited for the used oscillator.

The reference value denotes external capacity value based on our matching result. When crystal oscillator or ceramic oscillator is used, the oscillation frequency is changed depending on the value of capacitor. For external capacity value, please consult the oscillator manufacturer and perform matching tests enough for determining appropriate values.



 $V_{DD5} = 4.0 \text{ V to } 5.5 \text{ V}$   $V_{SS} = 0 \text{ V}$ Ta = -40 °C to +85 °C

	Parameter		Symbol Conditions —		Rating			
					TYP	MAX	Unit	
Exte	rnal clock input 1 OSC1 (OSC2 is ur	nconnect	ed)					
B10	Clock frequency	f <sub>hosc2</sub>		2		10.0	MHz	
B11	High-level pulse width *7	t <sub>wh1</sub>	Figure:1.5.4	45				
B12	Low-level pulse width *7	t <sub>wl1</sub>	Figure. 1.3.4	45			no	
B13	Rising time	t <sub>wr1</sub>	Figure:1 F 4	0		5.0	ns	
B14	Falling time	t <sub>wf1</sub>	Figure:1.5.4	0		5.0		

<sup>\*7</sup> The clock duty ratio should be 45 % to 55 %

## External clock input 2 XI (XO is unconnected)

B15	Clock frequency	f <sub>sosc2</sub>			32.768		kHz
B16	High-level pulse width *7	t <sub>wh2</sub>	Figure:1.5.5		4.5		μS
B17	Low-level pulse width *7	t <sub>wl2</sub>	Figure. 1.5.5		4.5		μS
B18	Rising time	t <sub>wr2</sub>	Figure:1.5.5	0		20	ns
B19	Falling time	t <sub>wf2</sub>	1 igui 6. 1.3.3	0		20	ns






Figure:1.5.4 OSC1 Timing Chart




Figure:1.5.5 XI Timing Chart



## 1.5.3 DC Characteristics

C. DC Characteristics

 $V_{SS} = 0 \text{ V}$ Ta = -40 °C to +85 °C

	Parameter	Symbol	Symbol Conditions —		Rating		Unit
	raiametei	Symbol			TYP	MAX	Ullit
Pow	er supply currer	nt *8		•	•	•	
C1		I <sub>DD1</sub>	V <sub>DD5</sub> =5 V fosc=10 MHz [Double-speed mode: fs=fosc] (PLL is not used) *9		5	14	
C2	Power supply current during	I <sub>DD2</sub>	V <sub>DD5</sub> =5 V fosc=10 MHz [Multiplied by 2, Divided by 2: fs=fosc] (PLL is used) *9		6	18	mA
СЗ	operation	I <sub>DD3</sub>	/ <sub>DD5</sub> =5 V osc=10 MHz [Multiplied by 2: fs=20 MHz] PLL is used) *9		9	20	ША
C4		I <sub>DD4</sub>	V <sub>DD5</sub> =5 V frc=16 MHz [Double-speed mode: fs=16 MHz] (PLL is not used) *9		6	15	
C5	Power supply current during operation	I <sub>DD5</sub>	V <sub>DD5</sub> =5 V fx=32.768 kHz [fs=fx/2]		200	400	μА
C6	Power supply current during STOP mode	I <sub>DD6</sub>	V <sub>DD5</sub> =5 V		145	245	μА

<sup>\*8</sup> Measured without loading (pull-up and pull-down resistors are not connected.)

To measure the power supply current during operation  $I_{DD1}$  to  $I_{DD4}$ ;

- 1. Set all I/O pins to input mode,
- 2. Set the CPU mode to "NORMAL mode",
- 3. Fix pin MMOD to  $\rm V_{SS}$  level and input pins to  $\rm V_{DD5}$  level
- 4. Input the rectangular wave of 10 MHz with amplitude of  $V_{DD5}$  and  $V_{SS}$ , from pin OSC1.

To measure the power supply current during SLOW mode  $I_{DD5}$ ;

- 1. Set all I/O pins to input mode
- 2. Set the CPU mode to "SLOW mode"
- 3. Fix the MMOD to  $V_{SS}$  level and input pins to  $V_{DD5}$  level

To measure the power supply current during STOP mode I<sub>DD6</sub>;

- 1. Set the CPU mode to "STOP mode",
- 2. Fix pin MMOD to  $\rm V_{SS}$  level and input pin to  $\rm V_{DD5}$  level
- 3. Open pin OSC1.
- \*9 When ROMHND flag of HANDSHAKE register is set to "1"



 $V_{DD5} = 4.0 \text{ V to } 5.5 \text{ V V}_{SS} = 0 \text{ V}$   $Ta = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$ 

		1		Pating						
	Parameter	Symbol	Conditions		Rating	_	Unit			
				MIN	TYP	MAX				
Input	pin 1 ATRST, MMOD	l		- 1						
C7	Input high voltage	V <sub>IH1</sub>		0.8V <sub>DD5</sub>		V <sub>DD5</sub>	V			
C8	Input low voltage	V <sub>IL1</sub>		0		0.2V <sub>DD5</sub>	V			
C9	Input leakage current	I <sub>LK1</sub>	$V_{IN} = 0 V \text{ to } V_{DD5}$			± 2	μΑ			
Input	pin 2 P27/NRST									
C10	Input high voltage	V <sub>IH2</sub>		0.8V <sub>DD5</sub>		$V_{DD5}$	V			
C11	Input low voltage	$V_{IL2}$		0		0.15V <sub>DD5</sub>	V			
C12	Pull-up resistor	R <sub>RH2</sub>	$V_{DD5}$ =5 V, $V_{IN}$ = $V_{SS}$	10	50	100	kΩ			
I/O p P00		5, P62 to I	P67, P70 to P77, P80 to P87							
C13	Input high voltage	V <sub>IH3</sub>		0.8V <sub>DD5</sub>		$V_{DD5}$	V			
C14	Input low voltage	V <sub>IL3</sub>		0		0.2V <sub>DD5</sub>	V			
C15	Input leakage current	I <sub>LK3</sub>	V <sub>IN</sub> =0 V to V <sub>DD5</sub>			± 2	μΑ			
C16	Pull-up resistor	R <sub>RH3</sub>	$V_{\rm DD5}$ =5.0 V, $V_{\rm IN}$ = $V_{\rm SS}$ Pull-up resistor ON	10	50	100	kΩ			
C17	Output high voltage	V <sub>OH3</sub>	V <sub>DD5</sub> =5.0 V, I <sub>OH</sub> =-0.5 mA	4.5			V			
C18	Output low voltage	V <sub>OL3</sub>	$V_{DD5}$ =5.0 V, $I_{OL}$ =1.0 mA			0.5	V			
I/O p	in 4 PA0 to PA7									
C19	Input high voltage	V <sub>IH4</sub>		0.8V <sub>DD5</sub>		$V_{DD5}$	V			
C20	Input low voltage	$V_{IL4}$		0		0.2V <sub>DD5</sub>	V			
C21	Input leakage current	I <sub>LK4</sub>	$V_{IN}$ =0 V to $V_{DD5}$			± 2	μΑ			
C22	Pull-up resistor	R <sub>RH4</sub>	V <sub>DD5</sub> =5.0 V, V <sub>IN</sub> =V <sub>SS</sub> Pull-up resistor ON	10	50	100	kΩ			
C23	Output high voltage	V <sub>OH4</sub>	V <sub>DD5</sub> =5.0 V, I <sub>OH</sub> =-0.5 mA	4.5						
C24	Output low voltage 1	V <sub>OL41</sub>	V <sub>DD5</sub> =5.0 V, I <sub>OL</sub> =1.0 mA LED output OFF			0.5	V			
C25	Output low voltage 2	V <sub>OL42</sub>	V <sub>DD5</sub> =5.0 V, IOL=15.0 mA LED output ON			1.0				



 $V_{DD5}$  = 4.0 V to 5.5 V  $V_{SS}$  = 0 V Ta = -40 °C to +85 °C

1a = -40 C to +65 C									
	Parameter	Symbol	Conditions		Rating		Unit		
	Farameter	Symbol	Conditions	MIN	TYP	MAX	Offic		
-	pin 5 to P57, P90, P91, P94								
C26	Input high voltage	V <sub>IH5</sub>		0.8V <sub>DD5</sub>		$V_{DD5}$	V		
C27	Input low voltage	$V_{IL5}$		0		0.2V <sub>DD5</sub>	V		
C28	Input leakage current	I <sub>LK5</sub>	V <sub>IN</sub> =0 V to V <sub>DD5</sub>			± 2	μΑ		
C29	Pull-up resistor	R <sub>RH5</sub>	V <sub>DD5</sub> =5.0 V, V <sub>IN</sub> =V <sub>SS</sub> Pull-up resistor ON	10	50	100	kΩ		
C30	Pull-down resistor	R <sub>RL5</sub>	V <sub>DD5</sub> =5.0 V, V <sub>IN</sub> =V <sub>DD5</sub> Pull-down resistor ON	10	50	100	K22		
C31	Output high voltage	V <sub>OH5</sub>	V <sub>DD5</sub> =5.0 V, I <sub>OH</sub> =-0.5 mA	4.5			V		
C32	Output low voltage	V <sub>OL5</sub>	V <sub>DD5</sub> =5.0 V, I <sub>OL</sub> =1.0 mA			0.5	V		
Input	pin 6 DMOD								
C33	Input high voltage	V <sub>IH6</sub>		0.8V <sub>DD5</sub>		$V_{DD5}$	V		
C34	Input low voltage	V <sub>IL6</sub>		0		0.2V <sub>DD5</sub>	V		
C35	Pull-up resistor	R <sub>RH6</sub>	V <sub>DD5</sub> =5.0 V, V <sub>IN</sub> =V <sub>SS</sub> Pull-up resistor ON	10	50	100	kΩ		



## 1.5.4 A/D Converter Characteristics

D. A/D Converter Characteristics \*10

 $V_{DD5} = 5.0 \text{ V } V_{SS} = 0 \text{ V}$ Ta = -40 °C to +85 °C

	Parameter	Cymbol	Conditions		Rating		Unit
	Farameter	Symbol	Conditions	MIN	TYP	MAX	Offic
D1	Resolution					10	Bits
D2	Non-linearity error 1		V <sub>DD5</sub> =5.0 V, V <sub>SS</sub> =0 V			± 3	
D3	Differential non-linear- ity error 1		V <sub>REF+</sub> =5.0 V T <sub>AD</sub> =800 ns			± 3	LSB
D4	Zero transition voltage		V <sub>DD5</sub> =5.0 V, V <sub>SS</sub> =0 V		10	30	
D5	Full-scale transition voltage		V <sub>REF+</sub> =5.0 V T <sub>AD</sub> =800 ns	4970	4990		mV
D6	A/D conversion time		T <sub>AD</sub> =800 ns	12.93			c
D7	Sampling time		T <sub>AD</sub> =800 ns	1.6			μS
D8	Reference voltage	V <sub>REF+</sub>	Note)	4.0		$V_{DD5}$	V
D9	Analog input voltage			V <sub>SS</sub>		V <sub>REF+</sub>	\ \
D10	Analog input leakage current		Channel OFF V <sub>ADIN</sub> =V <sub>SS</sub> to V <sub>DD5</sub>			± 2	
D11	Reference voltage pin input leakage current		Ladder resistance OFF $V_{SS} \le V_{REF+} \le V_{DD5}$			± 5	- μΑ
D12	Ladder resistance	R <sub>LADD</sub>	V <sub>DD5</sub> =5.0 V	15	40	80	kΩ

<sup>\*11</sup> T<sub>AD</sub> is A/D conversion clock cycle.

The specification values of D2 to D5 are guaranteed on the condition of  $V_{DD5}=V_{REF+}=5$  V,  $V_{SS}=0$  V.



Even if A/D function is not used, the voltage of VREF+ pin must be set between 4.0 V and  $V_{DD5}$ .



## 1.5.5 Auto Reset Characteristics

## E. Auto Reset Characteristics

 $V_{DD5} = V_{RST}$  to 5.5 V  $V_{SS} = 0$  V Ta = -40 °C to +85 °C

	Parameter		Symbol Conditions		Rating			
			Conditions	MIN	TYP	MAX	Unit	
Powe	r supply voltage							
E1	Operating supply voltage	V <sub>DD7</sub>	Auto reset is used	V <sub>RST</sub>		5.5	V	
Powe	r supply voltage						<u> </u>	
E2	Power detection level	V <sub>RST1</sub>	At rising	4.10	4.30	4.50	V	
E3	Power detection level	V <sub>RST2</sub>	At falling	4.00	4.20	4.40	V	
E4	Supply voltage change rate	Δt/ΔV		2			ms/V	

# 1.5.6 Internal High-speed Oscillation Circuit

## F. Internal High-speed Oscillation Circuit

 $V_{DD5}$  = 4.0 V to 5.5 V  $V_{SS}$  = 0 V

Parameter		Symbol	Conditions		Rating		
	i didilietei	Gymbol	Conditions	MIN	TYP	MAX	Unit
F1	Internal high-speed oscillation circuit frequency	f <sub>rc</sub>	Ta = -40 °C to +85 °C		16		MHz
F2	Temperature dependence	f <sub>rc3</sub>	Ta = 25 °C	-5.0		5.0	%
F3	of oscillation frequency	f <sub>rc4</sub>	Ta = -40 °C to +85 °C	-3.0		5.0	70



# 1.5.7 Flash EEPROM Program Conditions

G. Flash EEPROM Program Conditions

 $V_{DD5} = 4.0 \text{ V to } 5.5 \text{ V V}_{SS} = 0 \text{ V*11}$ Ta = -40 °C to +85 °C

Parameter		Symbol	Conditions	Rating			Unit
				MIN	TYP	MAX	Offic
G1	Programming supply voltage	V <sub>DDEW</sub>		4.0		5.5	V
G2	Programming/Erasing times of 32KB, 20KB Sector *2	E <sub>MAX1</sub>		1000			Times
G3	Programming/Erasing times of 4KB Sector *2	E <sub>MAX2</sub>		10000			Times
G4	Data retention period of 32KB, 20KB Sector *1	T <sub>HOLD1</sub>	Ta= 85°C, P/E times ≤ 1000	20			Years
G5	Data retention period of 4KB Sector *1	T <sub>HOLD2</sub>	Ta= 85°C, P/E times ≤ 1000 *2	20			Years
		T <sub>HOLD3</sub>	Ta= 65°C, P/E times ≤ 10000 *2	20			Years

<sup>\*1</sup> Contain the period when power supply voltage is not supplied.

<sup>\*2</sup> Programming/Erasing times(P/E Times) is counted by the number of time a sector is erased. It is controlled on sector basis. For example, if writing 1 byte of data in any sector for hundred of times and then erasing the sector, a single rewriting is counted. Also, the number of times of rewriting in another sector, in which erasing is not performed, is not counted. Overwriting data is disabled. To rewrite data, write the data after erasing sectors.



# 1.6 Package Dimension

■ Package code: LQFP080-P-1414EUnit: mm




Figure:1.6.1 80-pin LQFP Package Dimension



This package dimension is subject to change. Before using this product, please obtain product specifications from our sales offices.

# Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation, Nuvoton Technology Corporation Japan or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information de-scribed in this book.
- (3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book.
  - Please consult with our sales staff in advance for information on the following applications, moreover please exchange documents separately on terms of use etc.: Special applications (such as for in-vehicle equipment, airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, medical equipment and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
  - Unless exchanging documents on terms of use etc. in advance, it is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most upto-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
  Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. We do not guarantee quality for disassembled products or the product re-mounted after removing from the mounting board. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) When reselling products described in this book to other companies without our permission and receiving any claim of request from the resale destination, please understand that customers will bear the burden.
- (8) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

No.070920

# 单击下面可查看定价,库存,交付和生命周期等信息

>>Panasonic(松下)