## Notification about the transfer of the semiconductor business

The semiconductor business of Panasonic Corporation was transferred on September 1, 2020 to Nuvoton Technology Corporation (hereinafter referred to as "Nuvoton"). Accordingly, Panasonic Semiconductor Solutions Co., Ltd. became under the umbrella of the Nuvoton Group, with the new name of Nuvoton Technology Corporation Japan (hereinafter referred to as "NTCJ").

In accordance with this transfer, semiconductor products will be handled as NTCJ-made products after September 1, 2020. However, such products will be continuously sold through Panasonic Corporation.

Publisher of this Document is NTCJ.

If you would find description "Panasonic" or "Panasonic semiconductor solutions", please replace it with NTCJ.

Except below description page
 "Request for your special attention and precautions in using the technical information and semiconductors described in this book"

Nuvoton Technology Corporation Japan



## 1.1 Overview

## 1.1.1 Overview

The MN101E series of 8-bit single-chip microcomputers (the memory expansion version of MN101C series) incorporate multiple types of peripheral functions. This chip series is well suited for camera, VCR, MD, TV, CD, LD, printer, telephone, home automation, pager, air conditioner, PPC, fax machine, music instrument and other applications.

This LSI brings to embedded microcomputer applications flexible, optimized hardware configurations and a simple efficient instruction set. MN101EF94G has an internal 128 KB of ROM and 6 KB of RAM. MN101EF94F has an internal 96 KB of ROM and 6 KB of RAM. Peripheral functions include 5 external interrupts, 29 internal interrupts including NMI, 11 timer counters, 6 types of serial interfaces, A/D converter, LCD driver, 2 types of watchdog timer, data automatic function and buzzer output. The system configuration is suitable for in camera, timer selector for VCR, CD player, or minicomponent.

With 5 oscillation systems (high-speed (internal frequency: 20 MHz), high-speed (crystal/ceramic frequency: max. 10 MHz) / low-speed (internal frequency: 30 kHz), low-speed (crystal/ceramic frequency: 32.768 kHz) and PLL: frequency multiplier of high frequency) contained on the chip, the system clock can be switched to high-speed frequency input (NORMAL mode), PLL input (PLL mode), or to low-speed frequency input (SLOW mode). The system clock is generated by dividing the oscillation clock or PLL clock. The best operation clock for the system can be selected by switching its frequency ratio by programming. High speed mode has the normal mode which is based on the clock dividing fpll, (fpll is generated by original oscillation and PLL), by 2 (fpll/2), and the double speed mode which is based on the clock not dividing fpll.

A machine cycle (minimum instruction execution time) in the normal mode is 200 ns when the original oscillation fosc is 10 MHz (PLL is not used). A machine cycle in the double speed mode, in which the CPU operates on the same clock as the external clock, is 100 ns when fosc is 10 MHz. A machine cycle in the PLL mode is 50 ns (maximum).

## 1.1.2 Product Summary

This manual describes the following model.

Table:1.1.1 Product Summary

Model	ROM Size	RAM Size	Classification	Package
MN101EF94G	128 KB	6 KB	Flash EEPROM version	100 Pin LQFP
MN101EF94F	96 KB	6 KB	TIGHT EET TOWN VOISION	100 T III EQTT

## 1.2 Hardware Functions

#### ■ Feature

- ROM / RAM capacity:

MN101EF94G: ROM 128 KB / RAM 6 KB MN101EF94F:ROM 96 KB / RAM 6 KB

- Package:

LQFP100-P-1414C (14 mm × 14 mm / 0.5 mm pitch, halogen free)

Panasonic "halogen free" semiconductor products refer to the products made of molding resin and interposer which conform to the following standards.

- Bromine: 900 ppm (Maximum Concentration Value)
- Chlorine: 900 ppm (Maximum Concentration Value)
- Bromine + Chlorine : 1500 ppm (Maximum Concentration Value)

The above-mentioned standards are based on the numerical value described in IEC61249-2-21. Antimony and its compounds are not added intentionally.

- Machine Cycle:

```
NORMAL mode
```

0.05  $\mu s/$  20 MHz (2.7 V to 5.5 V) 0.125  $\mu s/$  8 MHz (1.8 V to 5.5 V)

SLOW mode

 $62.5 \mu s / 32 \text{ kHz} (1.8 \text{ V to } 5.5 \text{ V})$ 

- Oscillation Circuit

High-speed (Internal oscillation: frc = 16MHz)

High-speed (External oscillation: fosc)

Low-speed (Internal oscillation: frcs = 32.5kHz)

Low-speed (External oscillation: fx)

- PLL:

PLL clock (fpll): fosc multiplied by 2, 3, 4, 5, 6, 8, 10 frc multiplied by 2, 2.5

- Memory Bank

Data area consists of memory banks 0 to 2 with each bank consisting of 64 KB.

- Operation Mode

NORMAL/SLOW/HALT/LP/STOP

- Operating Voltage: 1.8 V to 5.5 V
- Operation Ambient Temperature: -40 °C to +85 °C
- External Interrupts: 5

IRQ0/IRQ1/IRQ2/IRQ3/IRQ4



- Timer Counter: 11
  - General-purpose 8-bit timer  $\times$  5
  - General-purpose 16-bit timer × 2
  - Motor control 16-bit timer × 1
  - 8-bit free-run timer × 1
  - Time-base timer × 1
  - Baud rate timer × 1

## Timer 0 (General-purpose 8-bit timer)

- Square wave output (Timer pulse output), added pulse (2 bits) type PWM output, event count, simple pulse width measurement
- Clock source

fpll-div, fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, fslow, external clock, timer A output

- Real-time control

Timer (PWM) output is controlled among the three values: "Fixed to High", "Fixed to Low", or "Hi-Z" at falling edge of external interrupt 0 (IRQ0)

#### Timer 1 (General-purpose 8-bit timer)

- Square wave output (Timer pulse output), event count 16-bit cascade connection (connected with timer 0)
- Clock source

fpll-div, fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, fslow, external clock, timer A output

### Timer 2 (General-purpose 8-bit timer)

- Square wave output (Timer pulse output), added pulse (2 bits) type PWM output, event count, simple pulse width measurement,
- 24-bit cascade connection (connected with timer 0, 1), timer synchronous output
- Double-buffered compare register (× 1)
- Clock source

fpll-div, fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, fslow, external clock, timer A output

- Real-time control

Timer (PWM) output is controlled among the three values: "Fixed to High", "Fixed to Low", or "Hi-Z" at falling edge of external interrupt 0 (IRQ0)

### Timer 3 (General-purpose 8-bit timer)

- Square wave output (Timer pulse output), event count 16-bit cascade connection (connected with timer 2), 32-bit cascade connection (connected with timer 0, 1, 2)
- Double-buffered compare register (× 1)
- Clock source

fpll-div, fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, fslow, external clock, timer A output

## Timer 4 (General-purpose 8-bit timer)

- Square wave output (Timer pulse output), added pulse (2-bit) type PWM output, event count, simple pulse width measurement
- Clock source

fpll-div, fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, fslow, external clock, timer A output

#### Timer 6 (8-bit free-run timer, time-base timer)

#### 8-bit free-run timer

- Clock source

```
fpll-div, fpll-div/2<sup>2</sup>, fpll-div/2<sup>3</sup>, fpll-div/2<sup>12</sup>, fpll-div/2<sup>13</sup>, fs, fslow, fslow/2<sup>2</sup>, fslow/2<sup>3</sup>, fslow/2<sup>12</sup>, fslow/2<sup>13</sup>
```

#### Time-base timer

- Interrupt generation cycle

```
\begin{array}{l} \text{fpll-div/2}^7, \, \text{fpll-div/2}^8, \, \text{fpll-div/2}^9, \, \text{fpll-div/2}^{10}, \, \text{fpll-div/2}^{13}, \\ \text{fpll-div/2}^{15}, \, \text{fslow/2}^7, \, \text{fslow/2}^8, \, \text{fslow/2}^9, \, \text{fslow/2}^{10}, \, \text{fslow/2}^{13}, \, \text{fslow/2}^{15} \end{array}
```

### Timer 7 (General-purpose 16-bit timer)

- Clock source

fpll-div, fs, external clock, timer A output, serial 0 transfer clock output, timer 6 compare match cycle divided by 1, 2, 4, 16

- Hardware configuration

Double-buffered compare register ( $\times$  2)

Double-buffered input capture register (× 2)

Timer interrupt ( $\times$  2 vector)

- Timer function

Square wave output (Timer pulse output), high-precision PWM output (cycle/duty continuous changeable), timer synchronous output, event count,

input capture function (both edges operable)

- Real-time control

Timer (PWM) output is controlled among the three values: "Fixed to High", "Fixed to Low", or "High Impedance" at falling edge of external interrupt 0 (IRQ0)

## Timer 8 (General-purpose 16-bit timer)

- Clock source

fpll-div, fs, external clock, timer A output, timer 6 compare match cycle divided by 1, 2, 4, 16

- Hardware configuration

Double-buffered compare register ( $\times$  2)

Double-buffered input capture register ( $\times$  1)

Timer interrupt (× 2 vector)

- Timer function

Square wave output (Timer pulse output), high-precision PWM output (cycle/duty continuous changeable), event count, pulse width measurement,

input capture function (both edges operable)

32-bit cascade connection (connected with timer 7), 32-bit PWM output,

input capture is available in 32-bit cascade

## Timer 9 (Motor control 16-bit timer)

- Clock source

fpll-div, fs, external clock, Timer A output divided by 1, 2, 4, 16

- Hardware configuration

Double-buffered compare register (× 2)

Timer interrupt (× 3 vector)

- Timer function

Square wave output (Timer pulse output), complementary 3-phase PWM output, triangle wave and saw tooth wave are supported,

dead time insertion available, event count

- Pin output control

PWM output control is possible by external interrupt 0 to 4 (IRQ 0 to 4)

("High Impedance", output data fixed)



Timer A (Baud rate timer)

- Clock output for peripheral functions
- Clock source fpll-div divided by 1, 2, 4, 8, 16, 32, and fs divided by 2, 4
- Watchdog Timer

Overrun detection cycle is selectable from fs/2<sup>16</sup>, fs/2<sup>18</sup>, fs/2<sup>20</sup> Forced to reset inside LSI by hardware when a software processing error is detected twice

- Watchdog Timer 2

Overrun detection cycle is selectable from  $frcs/2^4$ ,  $frcs/2^5$ ,  $frcs/2^6$ ,  $frcs/2^7$ ,  $frcs/2^8$ ,  $frcs/2^9$ ,  $frcs/2^{10}$ ,  $frcs/2^{11}$ ,  $frcs/2^{12}$ ,  $frcs/2^{13}$ ,  $frcs/2^{14}$ ,  $frcs/2^{15}$ 

Forced to reset inside LSI by hardware when a software processing error is detected twice

- Synchronous Output

Latch data is output from port 8 at the event timing of synchronous output signal of timer 1, timer 2, timer 7, or external interrupt2 (IRQ2)

- Buzzer Output

Output frequency can be selected from fpll-div/ $2^9$ , fpll-div/ $2^{10}$ , fpll-div/ $2^{11}$ , fpll-div/ $2^{12}$ , fpll-div/ $2^{13}$ , fpll-div/ $2^{14}$ , fslow/ $2^3$ , fslow/ $2^4$ 

- A/D Converter

10-bit × 19 channels

- Data Automatic Transfer

Data is automatically transferred in all memory space

- External interrupt activation/internal event activation/software activation
  - Max. 255 byte continuous transfer
  - Serial continuous transmission and reception is supported
  - Burst transfer function (Including interrupt emergency stop)
- Serial Interface: 6 systems

Serial Interface 0 (Full duplex UART / Clock synchronous serial interface)

Clock synchronous serial interface

- Transfer clock source fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4, Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB first selectable, number of bits to transfer is selectable from 1 to 8
- Continuous transmission, continuous reception, continuous transmission and reception are available.

Full duplex UART (Baud rate timer: selected from timer 0 to 4, or timer A)

- Parity check, overrun error/framing error are detected
- Number of bits to transfer is selectable from 7 to 8

#### Serial Interface 1 (Full duplex UART / Clock synchronous serial interface)

Clock synchronous serial interface

- Transfer clock source

fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4, Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock

- MSB/LSB first selectable, number of bits to transfer is selectable from 1 to 8
- Continuous transmission, continuous reception, continuous transmission and reception are available.

Full duplex UART (Baud rate timer: selected from timer 0 to 4, or timer A)

- Parity check, overrun error/framing error are detected
- Number of bits to transfer is selectable from 7 to 8

Serial Interface 2 (Full duplex UART / Clock synchronous serial interface)

Clock synchronous serial interface

- Transfer clock source

fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4, Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock

- MSB/LSB first selectable, number of bits to transfer is selectable from 1 to 8
- Continuous transmission, continuous reception, continuous transmission and reception are available.

Full duplex UART (Baud rate timer: selected from timer 0 to 4, or timer A)

- Parity check, overrun error/framing error are detected
- Number of bits to transfer is selectable from 7 to 8
- 38 kHz Carrier pulse output

Serial Interface 3 (Full duplex UART / Clock synchronous serial interface)

Clock synchronous serial interface

- Transfer clock source

fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4, Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock

- MSB/LSB first selectable, number of bits to transfer is selectable from 1 to 8
- Continuous transmission, continuous reception, continuous transmission and reception are available.

Full duplex UART (Baud rate timer: selected from timer 0 to 4, or timer A)

- Parity check, overrun error/framing error are detected
- Number of bits to transfer is selectable from 7 to 8

Serial Interface 4 (Multi master IIC / Clock synchronous serial interface)

Clock synchronous serial interface

- Transfer clock source

 $fpll-div/2,\,fpll-div/4,\,fpll-div/8,\,fpll-div/32,\,fs/2,\,fs/4,$ 

Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock

- MSB/LSB first selectable, number of bits to transfer is selectable from 1 to 8
- Continuous transmission, continuous reception, continuous transmission and reception are available.

### Multi master IIC

- 7, 10-bit slave address is selectable
- General call communication mode is supported



Serial Interface 5 (Full duplex UART / Clock synchronous serial interface)

Clock synchronous serial interface

- MSB/LSB first selectable, number of bits to transfer is selectable from 1 to 8
- Continuous transmission, continuous reception, continuous transmission and reception are available.

#### Full duplex UART

- Parity check, overrun error/framing error are detected
- Number of bits to transfer is selectable from 7 to 8
- Clock output for IC card interface
- Auto Reset Circuit
- Low Voltage Detection Circuit
- Clock Monitoring Function
- LED Driver: 8
- LCD Driver

#### Segment output

Maximum 55 pins (SEG0 to SEG54)

Segment output pins can be switched to I/O ports individually.

\* At reset, Segment outputs are input ports.

#### Common output: 8 pins

COM0 to 3 and COM0A to 3A can be switched to I/O ports in 1 bit.

\* COM0A to 3A are shared with SEG0 to 3

## Display mode selection

Static

1/2 duty, 1/2 bias

1/3 duty, 1/3 bias

1/4 duty, 1/3 bias

1/8 duty, 1/3 bias

## LCD driver clock

When the source clock is the main clock (fpll)

1/218,1/217,1/216,1/215,1/214,1/213,1/212,1/211

When the source clock is the sub clock (fslow)

1/29,1/28,1/27,1/26

Timer 0 to 4, Timer A output

## LCD power supply

LCD power supply is separated from VDD5. (can be used when  $V_{LC1} \le V_{DD5}$ )

External power supply voltage can be selectable, and is supplied from VLC1, VLC2 and VLC3. Internal resistors can divide the voltage input to VLC1.

Publication date: February 2015

# 1.3 Pin Description

## 1.3.1 Pin configuration




Figure:1.3.1 Pin Configuration



## 1.3.2 Pin Functions

Table:1.3.1 Pin Functions

Pins	Pin No.	I/O	Functions	Descriptions
VSS	14, 22	-	Power supply	Supply 1.8 V to 5.5 V to V <sub>DD5</sub> , and 0 V to V <sub>SS</sub> .
VDD5	17			Connect $0.1\mu F$ and more than 1 $\mu F$ of bypass capacitor for internal power stabilization
VDD18	19	-	Internal power output	Outputs internal power voltage 1.8 V. Connect 0.1 $\mu$ F and more than 1 $\mu$ F of bypass capacitor between V <sub>DD18</sub> and V <sub>SS</sub> pins for internal power stabilization.
OSC1	15	Input	High-speed oscillation clock input	Connect these oscillation pins to ceramic oscillator or crystal oscillator for high-speed opera-
OSC2	16	Output	High-speed oscillation clock output	tion clock. For external clock input, input to OSC1 and open OSC2.
XI	12	Input	Low-speed oscillation clock input	Connect these oscillation pins to ceramic oscillator or crystal oscillator for low-speed operation clock.
XO	13	Output	Low-speed oscillation clock output	
NRST	11	Input	Reset [Active low]	The LSI is reset when NRST pin is driven to low-level. NRST pin has an internal pull-up resistor (Typical 50 k $\Omega$ ), and Nch open-drain output. If a capacitor is connected between NRST and V <sub>SS</sub> , it is recommended that a discharge diode be placed between NRST and V <sub>DD5</sub> .
ATRST	10	Input	Auto reset control	Pull-up (when auto reset function is enabled) or pull-down (when auto reset function is disabled) the pin with the resistor.
P00	23	I/O	I/O port 0	General-purpose I/O ports.
P01	24			
P02	25			
P03	26			
P04	27			
P05	28			
P06	29			
P07	30			
P10	88	I/O	I/O port 1	
P11	87			
P12	86			
P13	85			
P14	84			
P15	83			
P16	82			
P20	31	I/O	I/O port 2	
P21	32			
P22	33			
P23	34			
P24 P27	35 11	Input	Input port 2	P27 is an Nch open-drain port. and a low-level is output by setting the P2OUT7 flag of P2OUT
		·		register to "0". (Software reset)
P30	81	I/O	I/O port 3	General-purpose I/O ports.
P31	80			
P32	79			
P33	78			
P34	77			
P35	76 75			
P36 P40	75	I/O	I/O port 4	4
P40 P41	73	"0	1/0 poit 4	
P42	72			
P43	71			
P44	70			
P45	69			
P46	68			
P47	67			
P50	59	I/O	I/O port 5	7
P51	60			
P52	61			
P53	62			
P54	63			
P55	64			
P56	65			
P57	66			

Pins	Pin No.	I/O	Functions	Descriptions
P61	58	I/O	I/O port 6	General-purpose I/O ports.
P62	57			
P63	56			
P64	55			
P65	54			
P66	53			
P67	52			
P70	51	I/O	I/O port 7	
P71	50			
P72	49			
P73	48			
P74	47			
P75	46			
P76	45			
P77	44			
P80	43	I/O	I/O port 8	
P81	42			
P82	41			
P83	40			
P84	39			
P85	38			
P86	37			
P87	36	1/0	1/0	
P92	89	I/O	I/O port 9	
P93	90			
P94	91			
P95	92	1/0	NO mant A	
PA0 PA1	1 2	I/O	I/O port A	
PA1 PA2	3			
PA3	4			
PA4	5			
PA5	6			
PA6	7			
PA7	8			
PB0	100	I/O	I/O port B	
PB1	99		7	
PB2	98			
PB3	97			
PB4	96			
PB5	95			
PB6	94			
PB7	93			
SBO0A	26	Output	Serial interface data output	Transmission data output pins for serial interface 0, 1, 2, 3, 4 and 5.
SBO0B	71			
SBO1A	59			
SBO1B	46			
SBO1C	94			
SBO2A	54			
SBO2B	81			
SBO2C	97			
SBO3A	28			
SBO3B	74			
SBO3C	89			
SBO4A	50			
SBO4B	78			
SBO4C	98			
SBO5A	6			
SBO5B	3			
SBO5C	86			



Direct.	Dis No	1/0	Functions	Descriptions
Pins	Pin No.	I/O	Functions Social interface data input	Descriptions  Reception data input ping for actial interface 0.1.2.2.4 and 5.
SBI0A SBI0B	25	Input	Serial interface data input	Reception data input pins for serial interface 0, 1, 2, 3, 4 and 5.
SBI0B	70			
SBI1A	60			
SBI1B	45			
SBI1C	93			
SBI2A	53			
SBI2B	80			
SBI2C	96			
SBI3A	29			
SBI3B	73			
SBI3C	88			
SBI4A	51			
SBI4B	76			
SBI4C	100			
SBI5A	5			
SBI5B	2			
SBI5C	85			
SBT0A	27	I/O	Serial interface clock I/O	Clock I/O pins for serial interface 0, 1, 2, 3, 4 and 5.
SBT0B	69	1,0	Conditionado diode i/O	Olok Wo pind for sorial interface o, 1, 2, 0, 4 and 0.
SBT1A				
	61			
SBT1B	44			
SBT1C	92			
SBT2A	52			
SBT2B	79			
SBT2C	95			
SBT3A	30			
SBT3B	72			
SBT3C	87			
SBT4A	49			
SBT4B	77			
SBT4C	99			
SBT5A	4			
SBT5B	1			
SBT5C	84			
TXD0A	26	Outro et	UART data output	In the period interfere 0.4.2.2 and 5 in HART made those nine are configurated as the trans
		Output	OART data output	In the serial interface 0, 1, 2, 3 and 5 in UART mode, these pins are configured as the transmission data output pin.
TXD0B	71			
TXD1A	59			
TXD1B	46			
TXD1C	94			
TXD2A	54			
TXD2B	81			
TXD2C	97			
TXD3A	28			
TXD3B	74			
TXD3C	89			
TXD5A	6			
TXD5B	3			
TXD5C	86			
RXD0A	25	Input	UART data input pins	In the serial interface 0, 1, 2, 3 and 5 in UART mode, these pins are configured as the recep-
RXD0A RXD0B	70	put	S. I.C. Gata input pino	tion data input pin.
RXD1A	60			
RXD1A RXD1B				
	45			
RXD1C	93			
RXD2A	53			
RXD2B	80			
RXD2C	96			
RXD3A	29			
RXD3B	73			
RXD3C	88			
RXD5A	5			
RXD5B	2			
RXD5C	85			
SDA4A	50	I/O	IIC data I/O	In the serial interface 4 in IIC mode, these pins are configured as the data input / output pin.
SDA4B	78			
SDA4C	98			
SCL4A	49	I/O	IIC clock I/O	In the serial interface 4 in IIC mode, these pins are configured as the clock input / output pin.
SCL4A SCL4B	77	., 0		
UOL4D	l l			
SCL4C	99			

OCC   DATA   23   10   10   10   10   10   10   10   1	Pins	Pin No.	I/O	Functions	Descriptions
Content					
TMIORD 29 TMIORD 27 TMIORD 27 TMIORD 37 TMIORD 38 TMIORD 38 TMIORD 39 TMIORD	OCD_CLK	24	Input		Refer to [Chapter 21 Internal Flash Memory] of LSI User's Manual .
TMORD 2   S	TM0IOA	1	I/O	8-bit timer I/O	Event count clock input, timer output, and PWM signal output pins for 8-bit timer 0 to 4.
TMISON   2   TMISON   3   TMISON   5   TMI	TM0IOB	27			
TMINION	TM0IOC	88			
TATION   Se	TM1IOA	2			
TAPICION   3	TM1IOB	57			
TACIOCO 87 TACIOCO 85	TM1IOC	86			
TAXISION 6 TAKISION 86 TAKISION 87 TAKISION 86 TAKISION 87 TAKISIO	TM2IOA	3			
TASION 6 5 TASIOC 85 TASIOC 85 TAMIOS 85 TAMIOS 84 SUZER OUTPUT 84 SUZER OUTPUT 84 SUZER OUTPUT 85 SUZER OUTPUT 95 SUZER OUTPU	TM2IOB	27			
TAISIOC 8 TAMICO 5 TAMICO 5 TAMICO 5 TAMICO 84 TAMICO 87 TAMICO 87 TAMICO 87 TAMICO 83 TAMICO 82 TAMICO 83 TAMICO 84 TAMICO 85 TAMICO 84	TM2IOC	87			
TANSICO 85 TANION 84  BUZZERA 96 BUZZERA 97	TM3IOA	4			
TM4006 5	ТМЗІОВ	56			
TAMAGO   1	TM3IOC	85			
Table   Parameter   Paramete	TM4IOA	5			
BUZZERA   6   Number	TM4IOB	55			
NBUZZER8 8 12	TM4IOC	84			
BUZZERB / TM/TOA         3 2	BUZZERA	66	Output	Buzzer output	Piezoelectric buzzer output pin.
NBUZZER   82	NBUZZERA	65			
TM/TOK	BUZZERB	83			
TM/7IOC 83 TM/7IOC 83 TM/7IOC 82 TM/7IOC 83 TM/7IOC 84	NBUZZERB	82			
TAMOLOG 8 8 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	TM7IOA	6	I/O	16-bit timer I/O	Event count clock input, timer output, and PWM signal output pins for 16-bit timer 7, 8 and 9.
TM8IOC 8 TM8IOC 82 TM8IOC 83 TM8IOC 84 TM8IOC 83 TM8IOC 83 TM8IOC 83 TM8IOC 83 TM8IOC 83 TM8IOC 84 TM8IOC 85 TM8IOC	TM7IOB	25			
TMBIOC 82 TMBIOC 82 TMBIOC 82 TMBIOC 83 TMBIOC 44 TMBODD 42 TMBODD 42 TMBODD 42 TMBODD 43 TMBODD 43 TMBODD 43 TMBODD 43 TMBODD 44 TMBODD 44 TMBODD 40 TMBODD	TM7IOC	83			
TMBIOC	AOI8MT	7			
TMBIOC	TM8IOB	26			
TM9IOB 24	TM8IOC	82			
TMSD0D         43 TMSD0D         Cutput 42 41 TMSD0D3         16-bit timer output         Timer output and PWM signal output pins for 16-bit timer.           TMSD0D3         40 TMSD0D5         38         Output         Synchronous output         8-bit synchronous output pins.           SD01         42 SD02         41 42 SD02         41 42 SD03         40 40 SD04         5ynchronous output         8-bit synchronous output pins.           SD04         39 SD05         38 SD06         7 36         AV         Festerance power supply pin for the A/D converter.           VREF+         9         -         A/D reference power supply         Reference power supply pin for the A/D converter.           AN1         1 AN1         Input         Analog input         Analog input pins to A/D converter.           AN3         4 AN4         5 AN5         AN5         6 AN6         AN6 AN6         7 AN7 AN7 AN7 AN7 AN8         8 AN8 AN9 AN9 AN10 AN12 AN12 AN13 AN14 AN15 AN16 AN16 AN17 AN17 AN18 AN18 AN19 <td>TM9IOA</td> <td>8</td> <td></td> <td></td> <td></td>	TM9IOA	8			
TM90D1 42 TM90D2 41 TM90D3 40 TM90D4 38 SD00 43 SD01 42 SD01 42 SD02 41 SD03 40 SD04 39 SD05 38 SD06 37 SD07 36  AN 3 1 AN 4 2 AN 4 5 AN 5 6 AN 6 7 AN 7 8 AN 7 8 AN 8 100 AN 9 9 AN 10 98 AN 8 100 AN 9 9 AN 10 98 AN 10 99 AN 10 99 AN 10 99 AN 10 98 AN 10 98 AN 10 98 AN 10 98 AN 10 99 AN 10 98 AN 10 99 AN 10 98 AN 10 9	TM9IOB	24			
TM90D2 41 TM90D3 40 TM90D5 38 TM90D5 38 SD00 43 SD01 42 SD02 41 SD02 41 SD02 41 SD03 40 SD04 39 SD05 38 SD05 38 SD05 38 SD06 37 SD07 36 VREF+ 9 - A/D reference power supply in for the A/D converter. This pin is generally used as V <sub>REF+</sub> = V <sub>DDS</sub> . ANA 1 2 AN2 3 AN3 4 AN4 5 AN5 6 AN6 7 AN7 8 AN8 100 AN8 100 AN8 100 AN8 100 AN8 99 AN10 98 AN10 98 AN10 98 AN11 97 AN11 97 AN12 96 AN13 95 AN13 95 AN13 95 AN14 94 AN15 93 AN16 92 AN17 91 AN18 90 AN19 92 AN19 99 AN10 98 AN10 98 AN10 98 AN10 98 AN10 98 AN11 97 AN11 97 AN12 96 AN13 95 AN14 94 AN15 93 AN16 92 AN17 91 AN18 93 AN19 92 AN19 93 AN10 98 AN10 98 AN10 98 AN10 98 AN11 97 AN11 97 AN12 96 AN13 95 AN14 94 AN15 93 AN16 92 AN17 91 AN18 93 AN19 92 AN19 93 AN10 93 AN10 94 AN10 94 AN11 97 AN11 97 AN12 96 AN13 95 AN14 94 AN15 93 AN16 92 AN17 91 AN18 93 AN19 92 AN19 93 AN10 94 AN19 92 AN17 91 AN18 93 AN19 92 AN19 93 AN10 94 AN10 95 AN10 95 AN10 95 AN10 96 AN10 97 AN11 91 AN12 96 AN13 95 AN14 94 AN15 93 AN16 92 AN17 91 AN18 93 AN19 92 AN19 93 AN10 94 AN10 95 AN10 95 AN10 95 AN10 96 AN10 97 AN11 97 AN12 96 AN13 95 AN18 90 AN19 92 AN19 92 AN19 93 AN10 94 AN10 95 AN10 95 AN10 96 AN10 97 AN10 97 AN11 97 AN12 96 AN13 97 AN12 96 AN13 97 AN14 97 AN15 98 AN16 92 AN17 91 AN18 90 AN19	TM9OD0	43	Output	16-bit timer output	Timer output and PWM signal output pins for 16-bit timer.
TM90D3 49 7 M90D3 38	TM9OD1	42			
TM90D4         39         Cutput         Synchronous output         8-bit synchronous output pins.           SD01         42         Synchronous output         8-bit synchronous output pins.           SD02         41         Synchronous output pins.           SD03         40         Spot synchronous output pins.           SD04         39         Spot synchronous output pins.           SD05         38         Spot synchronous output pins.           SD06         37         Spot synchronous output pins.           SD07         36         Spot synchronous output pins.           VREF+         9         -         A/D reference power supply         Reference power supply pin for the A/D converter.           AN0         1         Input         Analog input         Analog input pins to A/D converter.           AN1         2         AN3         4         AN4         5           AN3         4         AN4         5         AN5         AN5         AN5           AN8         90         AN5	TM9OD2	41			
TM9OD5         38         Output         Synchronous output         8-bit synchronous output pins.           SDO1         42         SDO2         41         SDO3         40         SPO5         41         SDO3         40         SPO5         38         SDO5         38         SDO6         37         SDO5         38         SDO5         36         SDO5         36         SDO5         36         SDO5         36         SDO5         SDO5         36         SDO5	TM9OD3	40			
SDO0	TM9OD4	39			
SD01	TM9OD5	38			
SD02         41         Kernal Sport         Analog input pins to A/D converter.           SD03         40         Analog input         Analog input pins to A/D converter.           SD06         37         AVD reference power supply         Reference power supply pin for the A/D converter.           SD07         36         Input         Analog input         Analog input pins to A/D converter.           AN0         1         Analog input pins to A/D converter.         Analog input pins to A/D converter.           AN1         2         Analog input pins to A/D converter.           AN1         5         Analog input pins to A/D converter.           AN1         6         Analog input pins to A/D converter.           AN1         7         Analog input pins to A/D converter.           AN1         9         Analog input pins to A/D converter. <td< td=""><td>SDO0</td><td>43</td><td>Output</td><td>Synchronous output</td><td>8-bit synchronous output pins.</td></td<>	SDO0	43	Output	Synchronous output	8-bit synchronous output pins.
SDO3         40         39         AVD         39         SDO4         39         SDO5         38         SDO6         37         SDO7         36         The ference power supply         Reference power supply pin for the A/D converter. This pin is generally used as V <sub>REF+</sub> V <sub>DDS</sub> .         The ference power supply pin for the A/D converter.         AVD	SDO1	42			
SDO4         39         SDO5         38           SDO6         37         SDO7         36           VREF+         9         -         A/D reference power supply         Reference power supply pin for the A/D converter. This pin is generally used as V <sub>REF+</sub> = V <sub>DDS</sub> .           AN0         1         Input         Analog input         Analog input pins to A/D converter.           AN1         2         AN2         3           AN3         4         Analog input pins to A/D converter.           AN6         7           AN7         8           AN8         100           AN10         98           AN11         97           AN12         96           AN13         95           AN14         94           AN15         93           AN16         92           AN17         91           AN18         90           IRO1         31           IRO2         33           IRO3         34      **Beternal interrupt input pins to A/D converter.  **This pin is generally used as V <sub>REF+</sub> = V <sub>DDS</sub> .  **Analog input pins to A/D converter.  **This pin is generally used as V <sub>REF+</sub> = V <sub>DDS</sub> .  **Analog input pins to A/D converter.  **This pin is generally used as V <sub>REF+</sub> = V <sub>DDS</sub> .  **Analog input pin	SDO2	41			
SDO5         38           SDO6         37           SDO7         36           VREF+         9         -         A/D reference power supply         Reference power supply pin for the A/D converter. This pin is generally used as V <sub>REF+</sub> = V <sub>DDS</sub> .           AN0         1         Input         Analog input         Analog input pins to A/D converter.           AN1         2         AN2         3           AN3         4         AN4         5           AN5         6         AN6         7           AN7         8         AN8         100           AN9         99           AN10         98           AN11         97           AN12         96           AN13         94           AN14         94           AN15         93           AN16         92           AN17         91           AN18         90           IRQ0         31         Input         External interrupt input pins.           External interrupt input pins.         External interrupt input pins.	SDO3	40			
SD06 SD07         37 36         AVD reference power supply         Reference power supply pin for the AVD converter. This pin is generally used as V <sub>REF+</sub> = V <sub>DDS</sub> .           AN0         1 AN1         Input AN1         Analog input         Analog input pins to A/D converter.           AN1         2 AN2         3 AN3         4 AN4         5 AN5         6 AN5         6 AN6         7 AN7         8 AN8         100 AN9         99 AN10         AN6         7 AN11         97 AN12         AN6         7 AN14         96 AN14         AN6         7 AN14         96 AN14         AN6         7 AN17         8 AN18         AN6         93 AN19         AN19         95 AN19         AN19 <td>SDO4</td> <td>39</td> <td></td> <td></td> <td></td>	SDO4	39			
SDO7         36         Reference power supply         Reference power supply pin for the A/D converter. This pin is generally used as V <sub>REF+</sub> = V <sub>DDS</sub> .           AN0         1         Input         Analog input         Analog input pins to A/D converter.           AN1         2         AN2         3           AN3         4         AN4         5           AN5         6         AN6         7           AN7         8         AN8         100           AN9         99         AN10         98           AN11         97         AN17         96           AN13         95         AN14         94           AN16         92         AN17         91           AN16         92         AN17         91           AN18         90         External interrupt input pins.           IRQ1         32         IRQ2         33           IRQ2         33         IRQ3         34	SDO5	38			
VREF+	SDO6	37			
This pin is generally used as V <sub>REF+</sub> = V <sub>DDS</sub> .   ANO	SDO7	36			
ANO         1         Input         Analog input         Analog input pins to A/D converter.           AN1         2         AN2         3           AN3         4         AN4         5           AN5         6         AN6         7           AN7         8         AN8         100           AN9         99         AN10         98           AN11         97         AN12         96           AN13         95         AN14         94           AN16         92         AN17         91           AN18         90         External interrupt input         External interrupt input pins.           IRQ1         32         IRQ2         33           IRQ3         34         IRQ1         Sternal interrupt input pins.	VREF+	9	-	A/D reference power supply	Reference power supply pin for the A/D converter.
AN1 2 AN2 3 AN3 4 AN4 5 AN5 6 AN6 7 AN7 8 AN8 100 AN9 99 AN10 98 AN11 97 AN12 96 AN13 95 AN14 94 AN14 94 AN16 92 AN17 91 AN18 90 AN10 92 AN17 91 AN18 90 AN18 90 AN18 90 AN19 91 AN19 91 AN19 91 AN19 91 AN19 91 AN19 90 AN19					
AN1 2 AN2 3 AN3 4 AN4 5 AN5 6 AN6 7 AN7 8 AN8 100 AN9 99 AN10 98 AN11 97 AN12 96 AN13 95 AN14 94 AN14 94 AN16 92 AN17 91 AN18 90 AN10 92 AN17 91 AN18 90 AN18 90 AN18 90 AN19 91 AN19 91 AN19 91 AN19 91 AN19 91 AN19 90 AN19	AN0		Input	Analog input	Analog input pins to A/D converter.
AN3					
AN4 5 6	AN2	3			
AN5 6 6   AN6 7   AN7 8   AN8 100   AN9 99   AN10 98   AN11 97   AN12 96   AN13 95   AN14 94   AN15 93   AN16 92   AN16 92   AN17 91   AN18 90    IRQ0 31 Input External interrupt input   External interrupt input pins.	AN3				
AN6         7           AN7         8           AN8         100           AN9         99           AN10         98           AN11         97           AN12         96           AN13         95           AN14         94           AN15         93           AN16         92           AN17         91           AN18         90           IRQ0         31         Input Input External interrupt input External interrupt input pins.           IRQ1         32           IRQ2         33           IRQ3         34					
AN7         8           AN8         100           AN9         99           AN10         98           AN11         97           AN12         96           AN13         95           AN14         94           AN15         93           AN16         92           AN17         91           AN18         90           IRQ0         31         Input Rule (Input) (	AN5				
AN8         100           AN9         99           AN10         98           AN11         97           AN12         96           AN13         95           AN14         94           AN15         93           AN16         92           AN17         91           AN18         90           IRQ0         31         Input Rough Interrupt input input interrupt input pins.           IRQ1         32           IRQ2         33           IRQ3         34	AN6				
AN9 99 AN10 98 AN11 97 AN12 96 AN13 95 AN14 94 AN15 93 AN16 92 AN17 91 AN18 90 IRQ0 31 Input External interrupt input External interrupt input pins.  External interrupt input pins.	AN7				
AN10 98 AN11 97 AN12 96 AN13 95 AN14 94 AN15 93 AN16 92 AN17 91 AN18 90 External interrupt input pins.  IRQ0 31 Input External interrupt input External interrupt input input pins.	AN8	100			
AN11 97 AN12 96 AN13 95 AN14 94 AN15 93 AN16 92 AN17 91 AN18 90  IRQ0 31 Input External interrupt input External interrupt input pins.  External interrupt input pins.	AN9	99			
AN12       96         AN13       95         AN14       94         AN15       93         AN16       92         AN17       91         AN18       90         IRQ0       31       Input       External interrupt input pins.         IRQ1       32         IRQ2       33         IRQ3       34	AN10	98			
AN13       95         AN14       94         AN15       93         AN16       92         AN17       91         AN18       90         IRQ0       31       Input       External interrupt input pins.         IRQ1       32         IRQ2       33         IRQ3       34	AN11	97			
AN14       94         AN15       93         AN16       92         AN17       91         AN18       90         IRQ0       31       Input       External interrupt input pins.         IRQ1       32         IRQ2       33         IRQ3       34	AN12	96			
AN15       93         AN16       92         AN17       91         AN18       90         IRQ0       31       Input       External interrupt input pins.         IRQ1       32         IRQ2       33         IRQ3       34					
AN16       92         AN17       91         AN18       90         IRQ0       31       Input       External interrupt input pins.         IRQ1       32         IRQ2       33         IRQ3       34	AN14	94			
AN17         91         4         90         91	AN15	93			
AN18         90         L         External interrupt input         External interrupt input pins.           IRQ1         32         External interrupt input pins.           IRQ2         33         External interrupt input pins.           IRQ3         34	AN16	92			
IRQ0         31         Input         External interrupt input         External interrupt input pins.           IRQ1         32           IRQ2         33           IRQ3         34	AN17	91			
IRQ1     32       IRQ2     33       IRQ3     34	AN18	90			
IRQ2 33 IRQ3 34	IRQ0	31	Input	External interrupt input	External interrupt input pins.
IRQ3 34	IRQ1	32			
	IRQ2	33			
IRQ4   35	IRQ3	34			
	IRQ4	35			



Pins	Pin No.	I/O	Functions	Descriptions
ACZ0	31	Input	AC zero-cross input	Input pins to AC zero-cross detection circuit.
ACZ1	32			
KEY0	51	Input	KEY interrupt input	Input pins for interrupt based on ORed result of KEY inputs.
KEY1	50			
KEY2	49			
KEY3	48			
KEY4	47			
KEY5	46			
KEY6	45			
KEY7	44			
LED0	23	Output	LED driver	Large current output pins.
LED1	24			
LED2	25			
LED3	26			
LED4	27			
LED5	28			
LED6	29			
LED7	30			
COM0	42	Output	LCD common output	Common signal output pins for LCD display.
COM0A	46			Connect these pins to the common ports of LCD display panel.
COM1	41			
COM1A	45			
COM2	40			
COM2A	44			
COM3	39			
СОМЗА	43			
COM4A	42			
COM5A	41			
COM6A	40			
COM7A	39			
VLC1	36	-	LCD power supply	Apply voltage of 5.5 V $\geq$ V <sub>LC1</sub> $\geq$ V <sub>LC2</sub> $\geq$ V <sub>LC3</sub> $\geq$ 0 V.
VLC2	37			
VLC3	38			

Publication date: February 2015

Pins	Pin No.	I/O	Functions	Descriptions
SEG0	43	Output	LCD segment output pins	Segment output pins for LCD display.
SEG1	44			Connect these pins to the segment ports of the LCD panel.
SEG2	45			
SEG3	46			
SEG4	47			
SEG5	48			
SEG6	49			
SEG7	50			
SEG8	51			
SEG9	52			
SEG10	53			
SEG11	54			
SEG12	55			
SEG13	56			
SEG14	57			
SEG15	58			
SEG16	59			
SEG17	60			
SEG18	61			
SEG19	62			
SEG20	63			
SEG21	64			
SEG22	65			
SEG23	66			
SEG24	67			
SEG25	68			
SEG26	69			
SEG27	70			
SEG28	71			
SEG29	72			
SEG30	73			
SEG31	74			
SEG32	75			
SEG33	76			
SEG34	77			
SEG35	78			
SEG36	79			
SEG37	80			
SEG38	81			
SEG39	82			
SEG40	83			
SEG41	84			
SEG42	85			
SEG43	86			
SEG44	87			
SEG45	88			
SEG46	89			
SEG47	90			
SEG48	91			
SEG49	92			
SEG50	93			
SEG51	94			
SEG52	95			
SEG53	96			
SEG54	97			
MMOD	18	Input	Memory mode control	Set to V <sub>DD5</sub> -level or V <sub>SS</sub> -level via pull-up (when BOOT mode is enabled) or pull-down (when BOOT mode is disabled) resistor.
DMOD	20	Input	Mode control	Set always to V <sub>DD5</sub> -level with pull-up resistor.
RON	21	Input	Regulator control	When connecting the pull-up resistor with this pin, make it to 200 $\Omega$ or less. Set always to
	1	1	i	$V_{\mathrm{DD5}}$ -level.



# 1.4 Electrical Characteristics

When using this LSI, contact our sales offices for the product specifications.

Structure	CMOS integrated circuit
Application	General-purpose
Function	CMOS 8-bit single chip microcomputer

Publication date: February 2015 15

## 1.4.1 Absolute Maximum Ratings

### A. Absolute Maximum Ratings \*2 \*3 \*4

 $V_{SS} = 0 V$ 

	Parameter		Symbol	Rating	Unit	
A1	Power supply voltage		V <sub>DD5</sub>	-0.3 to +7.0		
A2	Power supply voltage	je	V <sub>DD18</sub>	-0.3 to +2.5	v	
А3	Input clamp current	(ACZ)	I <sub>C</sub>	-500 to +500	μА	
A4	Input pin voltage		V <sub>I</sub>	-0.3 to V <sub>DD5</sub> +0.3 (upper limit 7.0 V)		
A5	Output pin voltage		V <sub>O</sub>	-0.3 to V <sub>DD5</sub> +0.3 (upper limit 7.0 V)		
A6	I/O pin voltage		V <sub>IO1</sub>	-0.3 to V <sub>DD5</sub> +0.3 (upper limit 7.0 V)	V	
A7	XI/XO pin voltage		V <sub>XIO</sub>	-0.3 to V <sub>DD18</sub> +0.3 (upper limit 2.5 V)		
A8		LED output	I <sub>OL1</sub> (peak)	30		
A9	Peak output current	Other than LED output	I <sub>OL2</sub> (peak)	20		
A10		All pins	I <sub>OH</sub> (peak)	-10	mA	
A11		LED output	I <sub>OL1</sub> (avg)	20	- IIIA	
A12	Average output current *1	Other than LED output	I <sub>OL2</sub> (avg)	15		
A13		All pins	I <sub>OH</sub> (avg)	-5		
A14	Power dissipation		P <sub>T</sub>	400	mW	
A15	Operating ambient temperature		T <sub>opr</sub>	-40 to +85	°C	
A16	Storage temperature		T <sub>STG</sub>	-55 to +125		

<sup>\*1</sup> Applied to any 100 ms period.

 $<sup>^{*}3</sup>$  Connect 0.1  $\mu$ F and 1.0  $\mu$ F capacitor between pin VDD18 and pin VSS, near the microcontroller according to the figure shown below for the internal power supply stabilization.




Figure:1.4.1 Capacitor Connection between VDD18 and VSS Pins

\*4 The absolute maximum ratings are the limit values beyond which the LSI may be damaged.

 $<sup>^{\</sup>star}$ 2 Connect at least one capacitor of 0.1 μF and 1.0 μF or larger between pin VDD5 and pin VSS for the internal power voltage stabilization.



## 1.4.2 Operating Conditions

## **B.** Operating Conditions

 $V_{SS} = 0 \text{ V}$ Ta = -40 °C to +85 °C

Parameter		C: mala al	Conditions		Rating		Unit
			Symbol Conditions		TYP	MAX	Unit
Powe	er supply voltage *5	<u> </u>			I		
B1		V <sub>DD1</sub>	fs ≤ 20 MHz *7	2.7		5.5	
B2		$V_{DD2}$	fs ≤ 10 MHz *8	2.7		5.5	
В3		$V_{DD3}$	fs ≤ 8 MHz *7	1.8		5.5	
В4	Power supply voltage	V <sub>DD4</sub>	fs ≤ 8 MHz *7, *9	2.0		5.5	
B5		V <sub>DD6</sub>	fs ≤ 4 MHz *8	1.8		5.5	V
B6		V <sub>DD7</sub>	fs ≤ 4 MHz *8, *10	2.0		5.5	
B7		V <sub>DD8</sub>	fs = 16.384 kHz	1.8		5.5	
B8	RAM retention power supply voltage	V <sub>DD9</sub>	During STOP mode	1.8		5.5	
Oper	rating speed *6	<u> </u>					
В9		t <sub>c1</sub>	$V_{DD5} = 2.7 \text{ V to } 5.5 \text{ V *7}$	0.05			
B10		t <sub>c2</sub>	V <sub>DD5</sub> = 2.7 V to 5.5 V *8	0.10			
B11		t <sub>c3</sub>	$V_{DD5} = 1.8 \text{ V to } 5.5 \text{ V } *7$	0.125			
B12	Instruction execution time fs	t <sub>c4</sub>	$V_{DD5} = 2.0 \text{ V to } 5.5 \text{ V *7, *9}$	0.125			μS
B13	-	t <sub>c5</sub>	V <sub>DD5</sub> = 1.8 V to 5.5 V *8	0.25			
B14		t <sub>c6</sub>	V <sub>DD5</sub> = 2.0 V to 5.5 V *8, *10	0.25			
B15		t <sub>c7</sub>	V <sub>DD5</sub> = 1.8 V to 5.5 V	61			

<sup>\*5</sup> fs : Machine clock frequency

Publication date: February 2015

<sup>\*6</sup> tc1 to 6: when the machine clock is selected from external high-speed oscillation, internal high-speed oscillation, or both the oscillations multiplied by PLL.

tc7 : when the machine clock is selected from external low-speed oscillation or internal low-speed oscillation.

<sup>\*7</sup> When bp2 of the HANDSHAKE register (0x03F06) is set to "1'b1"


<sup>\*8</sup> When bp2 of the HANDSHAKE register (0x03F06) is set to "1'b0"


<sup>\*9</sup> When setting frc=16 MHz, fs=frc/2

<sup>\*10</sup> When setting frc=16 MHz, fs=frc/4

 $V_{SS} = 0 \text{ V}$ Ta = -40 °C to +85 °C

Parameter		Symbol Conditions		Rating			Unit	
	Farameter	[-,]		MIN	TYP	MAX	UTIIL	
Exte	rnal Oscillator 1 Figure:1.4	.2						
B16	Frequency	f <sub>hosc1</sub>	V <sub>DD5</sub> is within the specified operating power supply voltage range. (Refer to the ratings B1 to B6 for the specified operating power supply voltage range)	2.0		10	MHz	
B17	Internal feedback resistor	R <sub>f10</sub>	V <sub>DD5</sub> = 5.0 V		980		kΩ	
Exte	rnal Oscillator 2 Figure:1.4	.3						
B18	Frequency	f <sub>sosc1</sub>	V <sub>DD5</sub> = 1.8 V to 5.5 V		32.768		kHz	
B19	Internal feedback resistor	R <sub>f20</sub>	V <sub>DD5</sub> = 5.0 V		16.0		ΜΩ	








Figure:1.4.3 External Oscillator 2



Connect external capacitors suited for the used oscillator.

When crystal oscillator or ceramic oscillator is used, the oscillation frequency is changed depending on the value of capacitor.

Please consult the oscillator manufacturer and perform matching tests to determine the appropriate values of external capacitors.



 $V_{DD5} = 1.8 \text{ V to } 5.5 \text{ V}$   $V_{SS} = 0 \text{ V}$ Ta = -40 °C to +85 °C

	Doromotor	Symbol Conditions			1.1-24		
	Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Exte	rnal clock input 1 OSC1 (OSC2 is ur	nconnect	ed)				
B20	Clock frequency	f <sub>hosc2</sub>		2		10.0	MHz
B21	High-level pulse width *11	t <sub>wh1</sub>	Figure 1.4.4	45			
B22	Low-level pulse width *11	t <sub>wl1</sub>	Figure:1.4.4	45			20
B23	Rising time	t <sub>wr1</sub>	Figure 1.4.4	0		5.0	ns
B24	Falling time	t <sub>wf1</sub>	Figure:1.4.4	0		5.0	
Exte	rnal clock input 2 XIN						
B25	Clock frequency	f <sub>sosc2</sub>			32.768		kHz
B26	High-level pulse width *11	t <sub>wh2</sub>	Figure:1 4 F		4.5		0
B27	Low-level pulse width *11	t <sub>wl2</sub>	Figure:1.4.5		4.5		μS
B28	Rising time	t <sub>wr2</sub>	Figure:1 4 F	0		20	20
B29	Falling time	t <sub>wf2</sub>	Figure:1.4.5	0		20	ns

<sup>\*11</sup> The clock duty ratio should be 45% to 55%




Figure:1.4.4 OSC1 Timing Chart




Figure:1.4.5 XIN Timing Chart



Pin XI and XO are used for self-excited oscillation only. therefore, do not use for separately-excited oscillation.



## 1.4.3 DC Characteristics

C. DC Characteristics  $V_{SS} = 0 \text{ V}$  Ta = -40 °C to +85 °C

	Parameter	Symbol	Conditions		Rating		Unit
	raiametei	Symbol	Conditions		TYP	MAX	Offic
Powe	er supply current *13			•			<u> </u>
C1		I <sub>DD1</sub>	fosc=10 MHz [Double-speed mode: fs=fosc] V <sub>DD5</sub> =5 V (PLL is not used) *14		5	14	mA
C2		I <sub>DD2</sub>	fosc=4 MHz [Multiply by 10: fs=20 MHz] V <sub>DD5</sub> =5 V (PLL is used) *14		8	18	IIIA
C3	Power supply	la	fx=32.768 kHz [fs=fx/2] V <sub>DD5</sub> =3 V Ta=25 °C CPU executes the program in ROM.		35	65	
C4	current during operation	I <sub>DD3</sub>	fx=32.768 kHz [fs=fx/2] V <sub>DD5</sub> =3 V Ta=85 °C CPU executes the program in ROM.			150	
C5		I <sub>DD4</sub>	fx=32.768 kHz [fs=fx/2] V <sub>DD5</sub> =3 V Ta=25 °C CPU executes the program in RAM. *15		5	20	
C6		1004	fx=32.768 kHz [fs=fx/2] V <sub>DD5</sub> =3 V Ta=85 °C CPU executes the program in RAM. *15			65	μА
C7	Power supply current during	I <sub>DD5</sub>	fx=32.768 kHz, V <sub>DD5</sub> =3 V Ta=25 °C		3	10	
C8	HALT1 mode	פטטי	fx=32.768 kHz, V <sub>DD5</sub> =3 V Ta=85 °C			50	
C9	Power supply current during	I <sub>DD6</sub>	fx=32.768 kHz, V <sub>DD5</sub> =3 V Ta=25 °C		2	9	
C10	LP1 mode	סטטי	fx=32.768 kHz, V <sub>DD5</sub> =3 V Ta=85 °C			50	
C11	Power supply current during	I <sub>DD7</sub>	V <sub>DD5</sub> =5 V, Ta=25 °C		1	5	
C12	STOP mode	יטטי	V <sub>DD5</sub> =5 V, Ta=85 °C			45	

\*13 Measured without loading (pull-up and pull-down resistors are not connected.)

 $I_{DD1}$  to  $I_{DD2}$  are measured on the following condition that:

- 1. Set the all I/O pins to input mode.
- 2. Set CPU mode to <NORMAL mode>.
- 3. Fix MMOD pin at  $\rm V_{SS}\text{-}level$  and input pin at  $\rm V_{DD5}\text{-}level$ .
- 4. Input the square wave of 10 MHz (4 MHz), which has amplitude of  $V_{DD5}$  and  $V_{SS}$  potential, from OSCI1 pin.

 $I_{\mbox{\scriptsize DD3}}$  and  $I_{\mbox{\scriptsize DD4}}$  are measured on the following condition that:

- 1. Set the all I/O pins to input mode.
- 2. Set CPU mode to <SLOW mode>.
- 3. Fix MMOD pin at  $V_{SS}$ -level and input pin at  $V_{DD5}$ -level.

 $\ensuremath{I_{\text{DD5}}}$  is measured on the following condition that:

- 1. Set the all I/O pins to input mode.
- 2. Set CPU mode to <HALT1 mode>.
- 3. Fix MMOD pin at  $\rm V_{SS}\text{-}level$  and input pin at  $\rm V_{DD5}\text{-}level$ .

Publication date: February 2015 21

 $I_{\mbox{\scriptsize DD6}}$  is measured on the following condition that:

- 1. Set the all I/O pins to input mode.
- 2. Set CPU mode to <LP1 mode>.
- 3. Fix MMOD pin at  $\rm V_{SS}\text{-}level$  and input pin at  $\rm V_{DD5}\text{-}level$ .

 $\ensuremath{I_{DD7}}$  is measured on the following condition that:

- 1. Set the CPU mode to <STOP mode>.
- 2. Fix MMOD pin at  $\rm V_{SS}\text{-}level$  and input pin at  $\rm V_{DD5}\text{-}level.$
- 3. Open OSC1 pin.
- \*14 When bp2 of HANDSHAKE register (0x03F06) is set to "1'b1"
- \*15 When bp3 of FEWSPD register (0x03FBF) to "1'b1"

 $V_{DD5}$  = 1.8 V to 5.5 V  $V_{SS}$  = 0 V Ta = -40 °C to +85 °C

					Rating		
	Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Input	pin 1 RON						
C13	Input high voltage	V <sub>IH1</sub>		0.8V <sub>DD5</sub>		$V_{DD5}$	V
C14	Input low voltage	$V_{IL1}$		0		0.2V <sub>DD5</sub>	V
Input	pin 2 ATRST, MMOD	•					
C15	Input high voltage	V <sub>IH2</sub>		0.8V <sub>DD5</sub>		$V_{DD5}$	<b>\</b>
C16	Input low voltage	$V_{IL2}$		0		0.2V <sub>DD5</sub>	V
C17	Input leakage current	I <sub>LK1</sub>	$V_{IN} = 0 V \text{ to } V_{DD5}$			± 2	μΑ
Input	pin 3 DMOD						
C18	Input high voltage	$V_{IH3}$		0.8V <sub>DD5</sub>		$V_{DD5}$	V
C19	Input low voltage	$V_{IL3}$		0		0.2V <sub>DD5</sub>	V
C20	Pull-up resistor	R <sub>RH1</sub>	$V_{DD5} = 5 \text{ V}, V_{IN} = V_{SS}$ Pull-up resistor ON	10	50	100	kΩ
Input	pin 4 P27/NRST	•		•		•	
C21	Input high voltage	$V_{IH4}$		0.8V <sub>DD5</sub>		$V_{DD5}$	V
C22	Input low voltage	$V_{IL4}$		0		0.15V <sub>DD5</sub>	V
C23	Pull-up resistor	R <sub>RH2</sub>	$V_{DD5} = 5 \text{ V}, V_{IN} = V_{SS}$ Pull-up resistor ON	10	50	100	kΩ
I/O p	in 1 P00 to P07						
C24	Input high voltage	V <sub>IH5</sub>		0.8V <sub>DD5</sub>		$V_{DD5}$	V
C25	Input low voltage	$V_{IL5}$		0		0.2V <sub>DD5</sub>	V
C26	Input leakage current	I <sub>LK2</sub>	$V_{IN} = 0 V \text{ to } V_{DD5}$			± 2	μΑ
C27	Pull-up resistor	R <sub>RH3</sub>	$V_{DD5} = 5 \text{ V}$ , $V_{IN} = V_{SS}$ Pull-up resistor ON	10	50	100	kΩ
C28	Pull-down resistor	R <sub>RL1</sub>	$V_{DD5} = 5 \text{ V}$ , $V_{IN} = V_{DD5}$ Pull-down resistor ON	10	50	100	N22



 $V_{DD5} = 1.8 \text{ V to } 5.5 \text{ V V}_{SS} = 0 \text{ V}$   $Ta = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C}$ 

	Parameter		Symbol Conditions —		Rating			
			Conditions	MIN	TYP	MAX	Unit	
C29	Output high voltage	V <sub>OH1</sub>	$V_{DD5} = 5.0 \text{ V}, I_{OH} = -0.5 \text{ mA}$	4.5				
C30	Output low voltage 1	V <sub>OL1</sub>	V <sub>DD5</sub> = 5.0 V, I <sub>OL</sub> = 1.0 mA LED output OFF			0.5	V	
C31	Output low voltage 2	V <sub>OL2</sub>	V <sub>DD5</sub> = 5.0 V, I <sub>OL</sub> = 15.0 mA LED output ON			1.0		

 $V_{DD5}$  = 1.8 V to 5.5 V  $V_{SS}$  = 0 V Ta = -40 °C to +85 °C

	Doromotor	Cumbal	Conditions		Rating		Lloit
	Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
I/O p	in 2 P20 to P24, P30 to	P36, P61	to P67, P80 to P87, P92 to P95, PE	30 to PB7		l	
C32	Input high voltage	V <sub>IH6</sub>		0.8V <sub>DD5</sub>		$V_{DD5}$	V
C33	Input low voltage	V <sub>IL6</sub>		0		0.2V <sub>DD5</sub>	V
C34	Input leakage current	I <sub>LK3</sub>	V <sub>IN</sub> = 0 V to V <sub>DD5</sub>			± 2	μΑ
C35	Pull-up resistor	R <sub>RH4</sub>	V <sub>DD5</sub> = 5 V, V <sub>IN</sub> = V <sub>SS</sub> Pull-up resistor ON	10	50	100	kΩ
C36	Output high voltage	V <sub>OH2</sub>	$V_{DD5} = 5.0 \text{ V}, I_{OH} = -0.5 \text{ mA}$	4.5			V
C37	Output low voltage	V <sub>OL3</sub>	$V_{DD5} = 5.0 \text{ V}, I_{OL} = 1.0 \text{ mA}$			0.5	V
I/O p	in 3 P10 to P16, P40 to	P47, P50	) to P57, P70 to P77			l	
C38	Input high voltage	V <sub>IH7</sub>		0.8V <sub>DD5</sub>		$V_{DD5}$	V
C39	Input low voltage	V <sub>IL7</sub>		0		0.2V <sub>DD5</sub>	V
C40	Input leakage current	IL <sub>K4</sub>	$V_{IN} = 0 V \text{ to } V_{DD5}$			± 2	μΑ
C41	Pull-up resistor	R <sub>RH5</sub>	V <sub>DD5</sub> = 5 V, V <sub>IN</sub> = V <sub>SS</sub> Pull-up resistor ON	10	50	100	1.0
C42	Pull-down resistor	R <sub>RL2</sub>	V <sub>DD5</sub> = 5 V, V <sub>IN</sub> = V <sub>DD5</sub> Pull-down resistor ON	10	50	100	kΩ
C43	Output high voltage	V <sub>OH3</sub>	$V_{DD5} = 5.0 \text{ V}, I_{OH} = -0.5 \text{ mA}$	4.5			\/
C44	Output low voltage	V <sub>OL4</sub>	$V_{DD5} = 5.0 \text{ V}, I_{OL} = 1.0 \text{ mA}$			0.5	V
I/O p	in 4 PA0 to PA7	I		I			
C45	Input high voltage	V <sub>IH8</sub>	*16	0.8V <sub>DD5</sub>		$V_{DD5}$	
C46	Input high voltage	V <sub>IH9</sub>	*17	0.54V <sub>DD5</sub>		$V_{DD5}$	V
C47	Input low voltage	V <sub>IL8</sub>		0		0.2V <sub>DD5</sub>	
C48	Input leakage current	I <sub>LK5</sub>	$V_{IN} = 0 V to V_{DD5}$			± 2	μΑ
C49	Pull-up resistor	R <sub>RH6</sub>	V <sub>DD5</sub> = 5 V, V <sub>IN</sub> = V <sub>SS</sub> Pull-up resistor ON	10	50	100	kΩ
C50	Output high voltage	V <sub>OH4</sub>	$V_{DD5} = 5.0 \text{ V}, I_{OH} = -0.5 \text{ mA}$	4.5			V
C51	Output low voltage	V <sub>OL5</sub>	$V_{DD5} = 5.0 \text{ V}, I_{OL} = 1.0 \text{ mA}$			0.5	V

<sup>\*16</sup> When bp2 of SWCNT register (0x03E8F) is set to "1'b0".

<sup>\*17</sup> When bp2 of SWCNT register (0x03E8F) is set to "1'b1".



 $V_{DD5} = 1.8 \text{ V to } 5.5 \text{ V V}_{SS} = 0 \text{ V}$  $Ta = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C}$ 

	Doromotor	Cumbal	Conditions		Rating		Lloit
	Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Input	pin 5 P20, P21 (during	used as A	ACZ)				
C52	Input high voltage 1	$V_{DHH}$		4.5			
C53	Input high voltage 2	V <sub>DHL</sub>	Figure:1.4.6	1.5			V
C54	Input low voltage 1	$V_{DLH}$	riguie. 1.4.6			3.5	V
C55	Input low voltage 2	V <sub>DLL</sub>				0.5	
C56	Input clamp current	I <sub>C1</sub>	V <sub>IN</sub> > V <sub>DD5</sub> , V <sub>IN</sub> < 0 V			±500	μА
Displ	ay output pin 1 COM0 to	o COM3,	COM0A to COM3A (At V <sub>LC1</sub> , V <sub>SS</sub> volt	age outpu	t)		
C57	Output impedance	Z <sub>OCOM1</sub>	$V_{DD5} = V_{LC1} = 5.0 \text{ V Icom} = 10 \mu\text{A}$			0.6	V
Displ	ay output pin 2						
SE	G0 to SEG54 (At V <sub>LC1</sub> , v	√ <sub>SS</sub> volta	ge output) *18				
C58	Output impedance	Z <sub>OSEG1</sub>	$V_{DD5} = V_{LC1} = 5.0 \text{ V I}_{seg} = 2 \mu A$			0.6	V
Displ	ay power pin 1 VLC1, V	LC2, VLC	23				
C59		R <sub>VL1</sub>		15	30	60	
C60	Internal dividing resis-	R <sub>VL2</sub>	Ta = +25 °C (Impedance between VLC1 and	30	60	120	kO
C61	tor	R <sub>VL3</sub>	VSS) *19	145	300	570	kΩ
C62		R <sub>VL4</sub>		320	660	1260	

<sup>\*18</sup> COM0 to COM3 and COM0A to COM3A can be switched to general purpose ports individually. (COM0A to COM3A are shared with SEG0 to SEG3)

Publication date: February 2015 25

<sup>\*19</sup> Total resistance of 3 resistors between VLC1 and VLC2, VLC2 and VLC3, VLC3 and VSS.

## 1.4.4 AC Characteristics

## D. AC Characteristics

 $V_{DD5}$  = 5.0 V  $V_{SS}$  = 0 V Ta = -40 °C to +85 °C

	Parameter	Symbol	Symbol Conditions		Rating				
	raiailletei	Symbol	Conditions	MIN	TYP	MAX	Unit		
D. A	CZ pin								
D1	Rising time	t <sub>rs</sub>	Figure: 1.4.6	30			c		
D2	Falling time	t <sub>fs</sub>	Figure:1.4.6	30			μS		




Figure:1.4.6 AC zero-volt detection circuit operation



## 1.4.5 A/D Converter Characteristics

E. A/D Converter Characteristics \*20

 $V_{DD5} = 5.0 \text{ V } V_{SS} = 0 \text{ V}$ Ta = -40 °C to +85 °C

	Parameter	Symbol	Conditions		Rating		Unit
	raiailletei	Symbol	Conditions	MIN	TYP	MAX	Offic
E1	Resolution					10	Bits
E2	Non-linearity error 1		$V_{DD5} = 5.0 \text{ V}, V_{SS} = 0 \text{ V}$			± 3	
E3	Differential linearity error 1		$V_{REF+} = 5.0 \text{ V}$ $T_{AD} = 800 \text{ ns}$			± 3	LSB
E4	Zero transition voltage		$V_{DD5} = 5.0 \text{ V}, V_{SS} = 0 \text{ V}$		10	30	
E5	Full-scale transition voltage		$V_{REF+} = 5.0 \text{ V}$ $T_{AD} = 800 \text{ ns}$	4970	4990		mV
E6	A/D conversion time		T <sub>AD</sub> = 800 ns	12.93			
E7	A/D conversion time		$fx = 32.768 \text{ kHz}, T_{AD} = 15.26 \mu s$	427.25			
E8	Compling time		T <sub>AD</sub> = 800 ns	1.6			μS
E9	Sampling time		$fx = 32.768 \text{ kHz}, T_{AD} = 15.26 \mu s$	30.52			
E10	Reference voltage	V <sub>REF+</sub>		1.8		V <sub>DD5</sub>	V
E11	Analog input voltage			V <sub>SS</sub>		V <sub>REF+</sub>	V
E12	Analog input leakage current		Channel OFF V <sub>ADIN</sub> = V <sub>SS</sub> to V <sub>DD5</sub>			± 2	
E13	Reference voltage pin input leakage current		Ladder resistance OFF $V_{SS} \le V_{REF+} \le V_{DD5}$			± 5	μА
E14	Ladder resistance	R <sub>LADD</sub>	V <sub>DD5</sub> = 5.0 V	15	40	80	kΩ

<sup>\*20</sup> T<sub>AD</sub> is A/D conversion clock cycle.

The values of E2 to E5 are guaranteed on the condition of  $V_{DD5} = V_{REF+} = 5 \text{ V}, V_{SS} = 0 \text{ V}.$ 

## 1.4.6 Auto Reset Characteristics

## F. Auto Reset Characteristics

 $V_{DD5} = V_{RST}$  to 5.5 V  $V_{SS} = 0$  V  $Ta = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C}$ 

	Parameter		Symbol Conditions –		Rating			
			Conditions	MIN	TYP	MAX	Unit	
Powe	er supply voltage			•				
F1	Operating supply voltage	$V_{DD9}$	Auto reset is used	V <sub>RST</sub>		5.5	V	
Powe	er supply voltage			•				
F2	Power detection level	V <sub>RST1</sub>	At rising	1.90	2.20	2.45	V	
F3	Power detection level	V <sub>RST2</sub>	At falling	1.80	1.90	2.00	V	
F4	Supply voltage change rate	Δt/ΔV		2			ms/V	
Cons	sumption current	•		•	•			
F5	Auto reset power consumption	I <sub>DD8</sub>	V <sub>DD5</sub> = 5 V		1.5	3	μА	



## 1.4.7 Power Supply Voltage Detection Circuit

### G. Power Supply Voltage Detection Circuit

 $V_{DD5}$  = 1.8 V to 5.5 V  $V_{SS}$  = 0 V Ta = -40 °C to +85 °C

	Parameter	Symbol Conditions				Unit	
	Falametei	Symbol	Conditions	MIN	TYP	MAX	Offic
Powe	er supply voltage detection level				•		
G1	Power supply voltage detection level 1-1	V <sub>LVI11</sub>	At rising	3.8	4.0	4.2	
G2	Power supply voltage detection level 1-2	V <sub>LVI12</sub>	At falling	3.7	3.9	4.1	V
G3	Power supply voltage detection level 2-1	V <sub>LVI21</sub>	At rising	2.7	2.8	2.9	V
G4	Power supply voltage detection level 2-2	V <sub>LVI22</sub>	At falling	2.6	2.7	2.8	
		•					•
G5	Minimum pulse width	T <sub>W</sub>		20	60		μS
G6	Supply voltage change rate	Δt/ΔV		2			ms/V
Cons	sumption current						·
G7	Consumption current in power supply voltage detection circuit	I <sub>DD16</sub>	V <sub>DD5</sub> = 5.0 V		2	4	μА

## 1.4.8 Internal Oscillation Circuit

## H. Internal High-speed Oscillation Circuit

 $V_{DD5}$  = 2.0 V to 5.5 V  $V_{SS}$  = 0 V Ta = -40 °C to +85 °C

	Parameter	Symbol Conditions			Unit		
	Talameter	Cymbol	ymbol Gondidons		TYP	MAX	Offic
H1	Internal high-speed oscillation circuit frequency	f <sub>rc16</sub>		15.2	16	16.8	MHz

## I. Internal Low-speed Oscillation Circuit

 $V_{DD5}$  = 1.8 V to 5.5 V  $V_{SS}$  = 0 V Ta = -40 °C to +85 °C

	Parameter	Symbol Conditions			Unit		
	Talameter	Cymbol	Conditions		TYP	MAX	OTILL
11	Internal low-speed oscillation circuit frequency	f <sub>rcs</sub>		29.2	32.5	35.8	kHz

## 1.4.9 Flash EEPROM Program Conditions

## J. Flash EEPROM Program Conditions

 $V_{DD5}$  = 2.7 V to 5.5 V  $V_{SS}$  = 0 V Ta = -40 °C to +85 °C

	Parameter Sym	Symbol	Ol Conditions		Unit		
	Parameter \$		Conditions		TYP	MAX	Offic
J1	Data retention period		Guaranteed programming times 1000 times	10			Year



# 1.5 Package Dimension

■ Package code: LQFP100-P-1414CUnit: mm




Figure:1.5.1 100-pin LQFP Package Dimension



This package dimension is subject to change. Before using this product, please obtain product specifications from our sales offices.

# Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation, Nuvoton Technology Corporation Japan or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information de-scribed in this book.
- (3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book.
  - Please consult with our sales staff in advance for information on the following applications, moreover please exchange documents separately on terms of use etc.: Special applications (such as for in-vehicle equipment, airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, medical equipment and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
  - Unless exchanging documents on terms of use etc. in advance, it is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most upto-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
  Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. We do not guarantee quality for disassembled products or the product re-mounted after removing from the mounting board. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) When reselling products described in this book to other companies without our permission and receiving any claim of request from the resale destination, please understand that customers will bear the burden.
- (8) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

No.070920

## 单击下面可查看定价,库存,交付和生命周期等信息

>>Panasonic(松下)