POWER®

LinkSwitch®XT Family

Energy Efficient, Low Power Off-Line Switcher IC

Product Highlights

Optimized for Lowest System Cost

- Proprietary IC trimming and transformer construction techniques enable Clampless[™] designs with LNK362 for lower system cost, component count and higher efficiency
- Fully integrated auto-restart for short circuit and open loop protection
- Self-biased supply saves transformer auxiliary winding and associated bias supply components
- Frequency jittering greatly reduces EMI
- Meets HV creepage requirements between DRAIN and all other pins both on the PCB and at the package
- · Lowest component count switcher solution

Features Superior to Linear/RCC

- Accurate hysteretic thermal shutdown protection automatic recovery improves field reliability
- Universal input range allows worldwide operation
- Simple ON/OFF control, no loop compensation needed
- Eliminates bias winding simpler, lower cost transformer
- Very low component count higher reliability and single side printed circuit board
- Auto-restart reduces delivered power by 95% during short circuit and open loop fault conditions
- High bandwidth provides fast turn-on with no overshoot and excellent transient load response

EcoSmart® - Extremely Energy-Efficient

- Easily meets all global energy efficiency regulations with no added components
- No-load consumption <300 mW without bias winding at 265 VAC input (<50 mW with bias winding)
- ON/OFF control provides constant efficiency to very light loads – ideal for mandatory CEC regulations

Applications

- Chargers/adapters for cell/cordless phones, PDAs, digital cameras, MP3/portable audio players, and shavers
- Supplies for appliances, industrial systems, and metering

Description

LinkSwitch-XT incorporates a 700 V power MOSFET, oscillator, simple ON/OFF control scheme, a high-voltage switched current source, frequency jittering, cycle-by-cycle current limit and thermal shutdown circuitry onto a monolithic IC. The startup




Figure 1. Typical Application with LinkSwitch-XT.

OUTPUT POWER TABLE(4)							
	230 VA	C ±15%	85-265	85-265 VAC			
PRODUCT ⁽³⁾	Adapter ⁽¹⁾	Open Frame ⁽²⁾	Adapter ⁽¹⁾	Open Frame ⁽²⁾			
LNK362P/G/D	2.8 W	2.8 W	2.6 W	2.6 W			
LNK363P/G/D	5 W	7.5 W	3.7 W	4.7 W			
LNK364P/G/D	5.5 W	9 W	4 W	6 W			

Table 1. Output Power Table.

Notes:

- Minimum continuous power in a typical non-ventilated enclosed adapter measured at 50 °C ambient.
- Minimum practical continuous power in an open frame design with adequate heat sinking, measured at 50 °C ambient.
- Packages: P: DIP-8B, G: SMD-8B, D: SO-8C. Please see Part Ordering Information.
- See Key Application Considerations section for complete description of assumptions.

and operating power are derived directly from the DRAIN pin, eliminating the need for a bias winding and associated circuitry.




Figure 2. Functional Block Diagram.

Pin Functional Description

DRAIN (D) Pin:

Power MOSFET drain connection. Provides internal operating current for both startup and steady-state operation.

BYPASS (BP) Pin:

Connection point for a $0.1\,\mu F$ external bypass capacitor for the internally generated $5.8\,V$ supply. If an external bias winding is used, the current into the BP pin must not exceed $1\,mA$.

FEEDBACK (FB) Pin:

During normal operation, switching of the power MOSFET is controlled by this pin. MOSFET switching is disabled when a current greater than 49 μA is delivered into this pin.

SOURCE (S) Pin:

This pin is the power MOSFET source connection. It is also the ground reference for the BYPASS and FEEDBACK pins.




Figure 3. Pin Configuration.





LinkSwitch-XTFunctional Description

LinkSwitch-XT combines a high-voltage power MOSFET switch with a power supply controller in one device. Unlike conventional PWM (pulse width modulator) controllers, a simple ON/OFF control regulates the output voltage. The controller consists of an oscillator, feedback (sense and logic) circuit, 5.8 V regulator, BYPASS pin undervoltage circuit, over-temperature protection, frequency jittering, current limit circuit, and leading edge blanking integrated with a 700 V power MOSFET. The LinkSwitch-XT incorporates additional circuitry for auto-restart.

Oscillator

The typical oscillator frequency is internally set to an average of 132 kHz. Two signals are generated from the oscillator: the maximum duty cycle signal ($\mathrm{DC}_{\mathrm{MAX}}$) and the clock signal that indicates the beginning of each cycle.

The oscillator incorporates circuitry that introduces a small amount of frequency jitter, typically 9 kHz peak-to-peak, to minimize EMI emission. The modulation rate of the frequency jitter is set to 1.5 kHz to optimize EMI reduction for both average and quasi-peak emissions. The frequency jitter should be measured with the oscilloscope triggered at the falling edge of the DRAIN waveform. The waveform in Figure 4 illustrates the frequency jitter.

Feedback Input Circuit

The feedback input circuit at the FB pin consists of a low impedance source follower output set at 1.65~V for LNK362 and 1.63~V for LNK363/364. When the current delivered into this pin exceeds $49~\mu A$, a low logic level (disable) is generated at the output of the feedback circuit. This output is sampled at the beginning of each cycle on the rising edge of the clock signal. If high, the power MOSFET is turned on for that cycle (enabled), otherwise the power MOSFET remains off (disabled). Since the sampling is done only at the beginning of each cycle, subsequent changes in the FB pin voltage or current during the remainder of the cycle are ignored.

5.8 V Regulator and 6.3 V Shunt Voltage Clamp

The 5.8 V regulator charges the bypass capacitor connected to the BYPASS pin to 5.8 V by drawing a current from the voltage on the DRAIN, whenever the MOSFET is off. The BYPASS pin is the internal supply voltage node. When the MOSFET is on, the LinkSwitch-XT runs off of the energy stored in the bypass capacitor. Extremely low power consumption of the internal circuitry allows the device to operate continuously from the current drawn from the DRAIN pin. A bypass capacitor value of 0.1 μ F is sufficient for both high frequency decoupling and energy storage.

In addition, there is a 6.3 V shunt regulator clamping the BYPASS pin at 6.3 V when current is provided to the BYPASS

pin through an external resistor. This facilitates powering of the device externally through a bias winding to decrease the no-load consumption to less than 50 mW.

BYPASS Pin Undervoltage

The BYPASS pin undervoltage circuitry disables the power MOSFET when the BYPASS pin voltage drops below 4.8 V. Once the BYPASS pin voltage drops below 4.8 V, it must rise back to 5.8 V to enable (turn-on) the power MOSFET.

Over-Temperature Protection

The thermal shutdown circuitry senses the die temperature. The threshold is set at 142 °C typical with a 75 °C hysteresis. When the die temperature rises above this threshold (142 °C) the power MOSFET is disabled and remains disabled until the die temperature falls by 75 °C, at which point it is re-enabled.

Current Limit

The current limit circuit senses the current in the power MOSFET. When this current exceeds the internal threshold (I_{LIMIT}), the power MOSFET is turned off for the remainder of that cycle. The leading edge blanking circuit inhibits the current limit comparator for a short time (t_{LEB}) after the power MOSFET is turned on. This leading edge blanking time has been set so that current spikes caused by capacitance and rectifier reverse recovery time will not cause premature termination of the switching pulse.

Auto-Restart

In the event of a fault condition such as output overload, output short circuit, or an open loop condition, *LinkSwitch-XT* enters into auto-restart operation. An internal counter clocked by the oscillator gets reset every time the FB pin is pulled high. If the FB pin is not pulled high for approximately 40 ms, the power MOSFET switching is disabled for 800 ms. The auto-restart alternately enables and disables the switching of the power MOSFET until the fault condition is removed.




Figure 4. Frequency Jitter.






Figure 5. 2 W Universal Input CV Adapter Using LNK362.

Applications Example

A 2 W CV Adapter

The schematic shown in Figure 5 is a typical implementation of a universal input, $6.2 \text{ V} \pm 7\%$, 322 mA adapter using LNK362. This circuit makes use of the *Clampless* technique to eliminate the primary clamp components and reduce the cost and complexity of the circuit.

The *EcoSmart* features built into the *LinkSwitch-XT* family allow this design to easily meet all current and proposed energy efficiency standards, including the mandatory California Energy Commission (CEC) requirement for average operating efficiency.

The AC input is rectified by D1 to D4 and filtered by the bulk storage capacitors C1 and C2. Resistor RF1 is a flameproof, fusible, wire wound type and functions as a fuse, inrush current limiter and, together with the π filter formed by C1, C2, L1 and L2, differential mode noise attenuator. Resistor R1 damps ringing caused by L1 and L2.

This simple input stage, together with the frequency jittering of LinkSwitch-XT, a low value Y1 capacitor and PI's $E-Shield^{TM}$ windings within T1, allow the design to meet both conducted and radiated EMI limits with >10 dB μ V margin. The low value of CY1 is important to meet the requirement for a very low touch current (the line frequency current that flows through CY1) often specified for adapters, in this case <10 μ A.

The rectified and filtered input voltage is applied to the primary winding of T1. The other side of the primary is driven by the integrated MOSFET in U1. No primary clamp is required as the low value and tight tolerance of the LNK362 internal current limit allows the transformer primary winding capacitance to provide adequate clamping of the leakage inductance drain voltage spike.

The secondary of the flyback transformer T1 is rectified by D5, a low cost, fast recovery diode, and filtered by C4, a low ESR capacitor. The combined voltage drop across VR1, R2 and the LED of U2 determines the output voltage. When the output voltage exceeds this level, current will flow through the LED of U2. As the LED current increases, the current fed into the FEEDBACK pin of U1 increases until the turnoff threshold current (~49 μA) is reached, disabling further switching cycles of U1. At full load, almost all switching cycles will be enabled, and at very light loads, almost all the switching cycles will be disabled, giving a low effective frequency and providing high light load efficiency and low no-load consumption.

Resistor R3 provides 1 mA through VR1 to bias the Zener closer to its test current. Resistor R2 allows the output voltage to be adjusted to compensate for designs where the value of the Zener may not be ideal, as they are only available in discrete voltage ratings. For higher output accuracy, the Zener may be replaced with a reference IC such as the TL431.



The *LinkSwitch-XT* is completely self-powered from the DRAIN pin, requiring only a small ceramic capacitor C3 connected to the BYPASS pin. No auxiliary winding on the transformer is required.

Key Application Considerations

LinkSwitch-XT Design Considerations

Output Power Table

The data sheet maximum output power table (Table 1) represents the maximum practical continuous output power level that can be obtained under the following assumed conditions:

- The minimum DC input voltage is 90 V or higher for 85 VAC input, or 240 V or higher for 230 VAC input or 115 VAC with a voltage doubler. The value of the input capacitance should be large enough to meet these criteria for AC input designs.
- 2. Secondary output of 6 V with a fast PN rectifier diode.
- 3. Assumed efficiency of 70%.
- 4. Voltage only output (no secondary-side constant current circuit).
- 5. Discontinuous mode operation $(K_p > 1)$.
- 6. A primary clamp (RCD or Zener) is used.
- The part is board mounted with SOURCE pins soldered to a sufficient area of copper to keep the SOURCE pin temperature at or below 100 °C.
- 8. Ambient temperature of 50 °C for open frame designs and an internal enclosure temperature of 60 °C for adapter designs.

Below a value of 1, K_p is the ratio of ripple to peak primary current. Above a value of 1, K_p is the ratio of primary MOSFET OFF time to the secondary diode conduction time. Due to the flux density requirements described below, typically a LinkSwitch-XT design will be discontinuous, which also has the benefits of allowing lower cost fast (instead of ultra-fast) output diodes and reducing EMI.

Clampless Designs

Clampless designs rely solely on the drain node capacitance to limit the leakage inductance induced peak drain-to-source voltage. Therefore, the maximum AC input line voltage, the value of $V_{\rm OR}$, the leakage inductance energy, a function of leakage inductance and peak primary current, and the primary winding capacitance determine the peak drain voltage. With no significant dissipative element present, as is the case with an external clamp, the longer duration of the leakage inductance ringing can increase EMI.

The following requirements are recommended for a universal input or 230 VAC only *Clampless* design:

1. A Clampless design should only be used for $P_0 \le 2.5$ W, using the LNK362[†] and a $V_{OR}^{**} \le 90$ V.

- 2. For designs where $P_0 \le 2$ W, a two-layer primary should be used to ensure adequate primary intra-winding capacitance in the range of 25 pF to 50 pF.
- 3. For designs where $2 < P_0 \le 2.5$ W, a bias winding should be added to the transformer using a standard recovery rectifier diode to act as a clamp. This bias winding may also be used to externally power the device by connecting a resistor from the bias-winding capacitor to the BYPASS pin. This inhibits the internal high-voltage current source, reducing device dissipation and no-load consumption.
- For designs where P_O > 2.5 W Clampless designs are not practical and an external RCD or Zener clamp should be used.
- Ensure that worst-case high line, peak drain voltage is below the BV_{DSS} specification of the internal MOSFET and ideally ≤ 650 V to allow margin for design variation.

†For 110 VAC only input designs it may be possible to extend the power range of *Clampless* designs to include the LNK363. However, the increased leakage ringing may degrade EMI performance.

** V_{OR} is the secondary output plus output diode forward voltage drop that is reflected to the primary via the turns ratio of the transformer during the diode conduction time. The V_{OR} adds to the DC bus voltage and the leakage spike to determine the peak drain voltage.

Audible Noise

The cycle skipping mode of operation used in *LinkSwitch-XT* can generate audio frequency components in the transformer. To limit this audible noise generation, the transformer should be designed such that the peak core flux density is below 1500 Gauss (150 mT). Following this guideline and using the standard transformer production technique of dip varnishing practically eliminates audible noise. Vacuum impregnation of the transformer should not be used due to the high primary capacitance and increased losses that result. Higher flux densities are possible, however careful evaluation of the audible noise performance should be made using production transformer samples before approving the design.

Ceramic capacitors that use dielectrics, such as Z5U, when used in clamp circuits may also generate audio noise. If this is the case, try replacing them with a capacitor having a different dielectric or construction, for example a film type.


LinkSwitch-XT Layout Considerations

See Figure 6 for a recommended circuit board layout for *LinkSwitch-XT* (P & G package).

Single Point Grounding

Use a single point ground connection from the input filter capacitor to the area of copper connected to the SOURCE pins.





 $Figure\ 6.\ Recommended\ Printed\ Circuit\ Layout\ for\ Link Switch-XT\ using\ P\ Package\ in\ a\ Flyback\ Converter\ Configuration.$

Bypass Capacitor C_{BP}

The BYPASS pin capacitor should be located as near as possible to the BYPASS and SOURCE pins.

Primary Loop Area

The area of the primary loop that connects the input filter capacitor, transformer primary and *LinkSwitch-XT* together should be kept as small as possible.

Primary Clamp Circuit

A clamp is used to limit peak voltage on the DRAIN pin at turn-off. This can be achieved by using an RCD clamp or a Zener (~200 V) and diode clamp across the primary winding. In all cases, to minimize EMI, care should be taken to minimize the circuit path from the clamp components to the transformer and *LinkSwitch-XT*.

Thermal Considerations

The copper area underneath the *LinkSwitch-XT* acts not only as a single point ground, but also as a heatsink. As this area is connected to the quiet source node, it should be maximized for

good heat sinking of *LinkSwitch-XT*. The same applies to the cathode of the output diode.

Y-Capacitor

The placement of the Y-type cap should be directly from the primary input filter capacitor positive terminal to the common/return terminal of the transformer secondary. Such a placement will route high magnitude common-mode surge currents away from the *LinkSwitch-XT* device. Note that if an input pi (C, L, C) EMI filter is used, then the inductor in the filter should be placed between the negative terminals of the input filter capacitors.

Optocoupler

Place the optocoupler physically close to the *LinkSwitch-XT* to minimize the primary-side trace lengths. Keep the high current, high-voltage drain and clamp traces away from the optocoupler to prevent noise pick up.

Output Diode

For best performance, the area of the loop connecting the secondary winding, the output diode and the output filter








Figure 7. Recommended Printed Circuit Layout for LinkSwitch-XT using D Package in a Flyback Converter Configuration.

capacitor should be minimized. In addition, sufficient copper area should be provided at the anode and cathode terminals of the diode for heat sinking. A larger area is preferred at the quiet cathode terminal. A large anode area can increase high frequency radiated EMI.

Quick Design Checklist

As with any power supply design, all *LinkSwitch-XT* designs should be verified on the bench to make sure that component specifications are not exceeded under worst-case conditions. The following minimum set of tests is strongly recommended:

- Maximum drain voltage Verify that V_{DS} does not exceed 650 V at the highest input voltage and peak (overload) output power. The 50 V margin to the 700 V BV_{DSS} specification gives margin for design variation, especially in *Clampless* designs.
- Maximum drain current At maximum ambient temperature, maximum input voltage and peak output (overload) power, verify drain current waveforms for any signs of transformer

- saturation and excessive leading-edge current spikes at startup. Repeat under steady state conditions and verify that the leading-edge current spike event is below $I_{\text{LIMIT(MIN)}}$ at the end of the $t_{\text{LEB(MIN)}}$. Under all conditions, the maximum drain current should be below the specified absolute maximum ratings.
- 3. Thermal Check At specified maximum output power, minimum input voltage and maximum ambient temperature, verify that the temperature specifications are not exceeded for *LinkSwitch-XT*, transformer, output diode and output capacitors. Enough thermal margin should be allowed for part-to-part variation of the R_{DS(ON)} of *LinkSwitch-XT* as specified in the data sheet. Under low line, maximum power, a maximum *LinkSwitch-XT* SOURCE pin temperature of 105 °C is recommended to allow for these variations.

Design Tools

Up-to-date information on design tools can be found at the Power Integrations web site: www.powerint.com.



	ABSOLUTE MAXI	MUM RATINGS(1,5)
DRAIN Voltage	0.3 V to 700 V	Notes:
Peak DRAIN Current: LNK362	200 mA (375 mA) ⁽²⁾	1. All voltages reference
LNK363/364	400 mA (750 mA) ⁽²⁾	2. The higher peak DRA
FEEDBACK Voltage	0.3 V to 9 V	DRAIN voltage is sin
FEEDBACK Current	100 mA	3. Normally limited by i
BYPASS Voltage	0.3 V to 9 V	4. 1/16 in. from case for
Storage Temperature	65 °C to 150 °C	5. Maximum ratings spe
Operating Junction Temperature ⁽³⁾	40 °C to 150 °C	without causing perm
Lead Temperature ⁽⁴⁾	260 °C	Exposure to Absolute

Notes:

- 1. All voltages referenced to SOURCE, $T_{\Delta} = 25$ °C.
- 2. The higher peak DRAIN current is allowed while the DRAIN voltage is simultaneously less than 400 V.
- 3. Normally limited by internal circuitry.
- 4. 1/16 in. from case for 5 seconds.
- 5. Maximum ratings specified may be applied, one at a time, without causing permanent damage to the product. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect product reliability.

THERMAL IMPEDANCE

Thermal Impedance: P or G Package: $(\theta_{_{IA}})$ 70 °C/W⁽³⁾; 60 °C/W⁽⁴⁾ $(\theta_{_{IA}}) \; 100 \; {}^{\circ}C/W^{\scriptscriptstyle{(3)}}; \; 80 \; {}^{\circ}C/W^{\scriptscriptstyle{(4)}}$

Notes:

- 1. Measured on pin 2 (SOURCE) close to plastic interface.
- 2. Measured on pin 8 (SOURCE) close to plastic interface.
- 3. Soldered to 0.36 sq. in. (232 mm²), 2 oz. (610 g/m²) copper clad.
- 4. Soldered to 1 sq. in. (645 mm²), 2 oz. (610 g/m²) copper clad.

		С	ond	itions				
Parameter	Symbol	SOURCE = 0 V; T _J = -40 to 125 °C See Figure 8		Min	Тур	Max	Units	
CONTROL FUNC	FIGNIO	(Unless C)tner	vise Specified)				
CONTROL FUNCTIONS								
Output Frequency	f _{osc}	T _J = 25 °C	F	Average eak-Peak Jitter	124	132 9	140	kHz
Maximum Duty Cycle	DC _{MAX}		S2 ()pen	60			%
FEEDBACK Pin Turnoff Threshold Current	I _{FB}	T _J = 25 °C		30	49	68	μΑ	
FEEDBACK Pin	V	T _J = 0 °C to 125 °C		LNK362	1.55	1.65	1.75	V
Voltage at Turnoff Threshold	V _{FB}			LNK363-364	1.53	1.63	1.73	V
DRAIN Supply	I _{S1}	V _{FB} ≥2 V (MOSFET Not Switching) See Note A			200	250	μΑ	
Current	l _{S2}	FEEDBACK Open (MOSFET Switching)			250	300	μΑ	
BYPASS Pin	I _{CH1}	$V_{BP} = 0 \text{ V, } T_{J} = 25 ^{\circ}\text{C}$ See Note C		-5.5	-3.5	-1.8	A	
Charge Current	I _{CH2}	V _{BP} = 4 V, T _J = 25 °C See Note C		-3.8	-2.3	-1.0	mA	
BYPASS Pin Voltage	V _{BP}			5.55	5.8	6.10	V	
BYPASS Pin Voltage Hysteresis	V _{BPH}			0.8	1.0	1.2	V	

Parameter	Symbol	Conditions SOURCE = 0 V; T _J = -40 to 125 °C See Figure 8 (Unless Otherwise Specified)		Min	Тур	Max	Units	
CONTROL FUNCTIONS (cont)								
BYPASS Pin Supply Current	I _{BPSC}	See N	lote D	68			μΑ	
CIRCUIT PROTE	CTION							
		di/dt = 30 mA/ μ s T _J = 25 °C	LNK362	130	140	150	mA	
Current Limit	I _{LIMIT} (See Note E)	di/dt = 42 mA/ μ s T _J = 25 °C	LNK363	195	210	225		
	,	di/dt = 50 mA/ μ s T _J = 25 °C	LNK364	233	250	268		
		di/dt = 30 mA/ μ s T _J = 25 °C	LNK362	2199	2587		A²Hz	
Power Coefficient	l ² f	di/dt = 42 mA/ μ s T _J = 25 °C	LNK363	4948	5821			
		di/dt = 50 mA/ μ s T _J = 25 °C	LNK364	7425	8250			
Leading Edge		T _{.1} = 25 °C	LNK362	300	375			
Blanking Time	t _{LEB}	See Note F	LNK363/364	170	250		ns	
Current Limit Delay	t _{ILD}	T _J = 25 °C See Note F			125		ns	
Thermal Shutdown Temperature	T _{SD}			135	142	150	°C	
Thermal Shutdown Hysteresis	T _{SHD}	See Note G			75		°C	
OUTPUT								
		LNK362	T _J = 25 °C		48	55		
ON-State Resistance	R _{DS(ON)}	I _D = 14 mA	$T_J = 100 ^{\circ}C$		76	88	Ω	
		LNK363 I _D = 21 mA	$T_J = 25 ^{\circ}C$		29	33		
			T _J = 100 °C		46	54		
		LNK364	T _J = 25 °C		24	28		
		$I_D = 25 \text{ mA}$	$T_J = 100 ^{\circ}C$		38	45		
OFF-State Drain Leakage Current	I _{DSS}	$V_{BP} = 6.2 \text{ V}, V_{FB} \ge 2 \text{ V},$ $V_{DS} = 560 \text{ V},$ $T_{J} = 125 \text{ °C}$				50	μΑ	




Parameter	Symbol	Conditions SOURCE = 0 V; T _J = -40 to 125 °C See Figure 8 (Unless Otherwise Specified)		Min	Тур	Max	Units
OUTPUT (cont)							
Breakdown Voltage	BV _{DSS}	$V_{BP} = 6.2 \text{ V}, V_{FB} \ge 2 \text{ V},$ See Note H, $T_{J} = 25 ^{\circ}\text{C}$		700			V
DRAIN Supply Voltage				50			V
Output Enable Delay	t _{en}	See Figure 10				10	μs
Output Disable Setup Time	t _{DST}				0.5		μs
Auto-Restart		T, = 25 °C	LNK362		40		
ON-Time	t _{AR}	See Note I	LNK363-364		45		ms
Auto-Restart Duty Cycle	DC _{AR}				5		%

NOTES

- A. Total current consumption is the sum of I_{S1} and I_{DSS} when FEEDBACK pin voltage is ≥ 2 V (MOSFET not switching) and the sum of I_{S2} and I_{DSS} when FEEDBACK pin is shorted to SOURCE (MOSFET switching).
- B Since the output MOSFET is switching, it is difficult to isolate the switching current from the supply current at the DRAIN. An alternative is to measure the BYPASS pin current at 6 V.
- C. See Typical Performance Characteristics section Figure 15 for BYPASS pin startup charging waveform.
- D. This current is only intended to supply an optional optocoupler connected between the BYPASS and FEEDBACK pins and not any other external circuitry.
- E. For current limit at other di/dt values, refer to Figure 14.
- F. This parameter is guaranteed by design.
- G. This parameter is derived from characterization.
- H. Breakdown voltage may be checked against minimum BV_{DSS} specification by ramping the DRAIN pin voltage up to but not exceeding minimum BV_{DSS} .
- Auto-restart on time has the same temperature characteristics as the oscillator (inversely proportional to frequency).








DC_{MAX} (internal signal)

FΒ

Figure 8. LinkSwitch-XT General Test Circuit.



 V_{DRAIN} $t_{p} = \frac{1}{f_{OSC}}$ PI-3707-112503

Figure 9. LinkSwitch-XT Duty Cycle Measurement.

Figure~10.~Link Switch-XT~Output~Enable~Timing.

Typical Performance Characteristics




Figure 11. Breakdown vs. Temperature.




Figure 13. Current Limit vs. Temperature.




Figure 15. BYPASS Pin Startup Waveform.




Figure 12. Frequency vs. Temperature.




Figure 14. Current Limit vs. di/dt.




Figure 16. Output Characteristics.





Typical Performance Characteristics (cont.)





Figure 17. C_{OSS} vs. Drain Voltage.






⊕D S .004 (.10) .137 (3.48) MINIMUM -E-.240 (6.10) .260 (6.60) Pin 1 .367 (9.32) -D-.387 (9.83) .057 (1.45) .068 (1.73) (NOTE 6) .125 (3.18) .015 (.38) .145 (3.68) MINIMUM -T-**SEATING PLANE** .120 (3.05) .140 (3.56) .100 (2.54) BSC .048 (1.22) .053 (1.35) .014 (.36) .022 (.56) TED\$.010 (.25) M


DIP-8B


- Notes:
- Package dimensions conform to JEDEC specification MS-001-AB (Issue B 7/85) for standard dual-in-line (DIP) package with .300 inch row spacing.
- Controlling dimensions are inches. Millimeter sizes are shown in parentheses.
- Dimensions shown do not include mold flash or other protrusions. Mold flash or protrusions shall not exceed .006 (.15) on any side.
- Pin locations start with Pin 1, and continue counter-clockwise to Pin 8 when viewed from the top. The notch and/or dimple are aids in locating Pin 1. Pin 6 is omitted.
- Minimum metal to metal spacing at the package body for the omitted lead location is .137 inch (3.48 mm).
- 6. Lead width measured at package body.
- Lead spacing measured with the leads constrained to be perpendicular to plane T.



P08B

PI-2551-121504





Revision	Notes	Date
В	1) Released Final Data Sheet.	11/05
С	1) Corrected Application Example section.	12/05
D	1) Added SO-8C package.	2/07
Е	1) Updated Part Ordering Information section with Halogen Free	11/08



For the latest updates, visit our website: www.powerint.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

Patent Information

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations patents may be found at www.powerint.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.powerint.com/ip.htm.

Life Support Policy

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:

- 1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The PI logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, EcoSmart, Clampless, E-Shield, Filterfuse, StakFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2007, Power Integrations, Inc.

Power Integrations Worldwide Sales Support Locations

World Headquarters

5245 Hellyer Avenue San Jose, CA 95138, USA. Main: +1-408-414-9200 Customer Service: Phone: +1-408-414-9665 Fax: +1-408-414-9765 e-mail: usasales@powerint.com

China (Shanghai)

Room 1601/1610, Tower 1 Kerry Everbright City No. 218 Tianmu Road West Shanghai, P.R.C. 200070 Phone: +86-21-6354-6323 Fax: +86-21-6354-6325 e-mail: chinasales@powerint.com

China (Shenzhen)

Rm A, B & C 4th Floor, Block C, Electronics Science and Technology Bldg., 2070 Shennan Zhong Rd, Shenzhen, Guangdong, China, 518031

Phone: +86-755-8379-3243 Fax: +86-755-8379-5828

e-mail: chinasales@powerint.com

Germany

Rueckertstrasse 3 D-80336, Munich Germany

Phone: +49-89-5527-3910 Fax: +49-89-5527-3920 e-mail: eurosales@powerint.com

#1, 14th Main Road Vasanthanagar Bangalore-560052 India Phone: +91-80-4113-8020 Fax: +91-80-4113-8023 e-mail: indiasales@powerint.com

Italy

Via De Amicis 2 20091 Bresso MI

Italy

Phone: +39-028-928-6000 Fax: +39-028-928-6009 e-mail: eurosales@powerint.com

Japan

Kosei Dai-3 Blda. 2-12-11. Shin-Yokomana.

Kohoku-ku

Yokohama-shi Kanagwan 222-0033 Japan

Phone: +81-45-471-1021 Fax: +81-45-471-3717

e-mail: japansales@powerint.com

Korea

RM 602, 6FL Korea City Air Terminal B/D, 159-6 Samsung-Dong, Kangnam-Gu, Seoul, 135-728, Korea Phone: +82-2-2016-6610 Fax: +82-2-2016-6630

e-mail: koreasales@powerint.com

Singapore

51 Newton Road #15-08/10 Goldhill Plaza Singapore, 308900 Phone: +65-6358-2160 Fax: +65-6358-2015

e-mail: singaporesales@powerint.com

Taiwan

5F, No. 318, Nei Hu Rd., Sec. 1 Nei Hu Dist.

Taipei, Taiwan 114, R.O.C. Phone: +886-2-2659-4570 Fax: +886-2-2659-4550

e-mail: taiwansales@powerint.com

Europe HQ

1st Floor, St. James's House East Street, Farnham Surrey GU9 7TJ United Kingdom

Phone: +44 (0) 1252-730-141 Fax: +44 (0) 1252-727-689 e-mail: eurosales@powerint.com

Applications Hotline

World Wide +1-408-414-9660

Applications Fax

World Wide +1-408-414-9760





单击下面可查看定价,库存,交付和生命周期等信息

>>POWER INTEGRATIONS