



<b>Document #</b> 13-52-15	<b>Title:</b> QMC6308 Preliminary Datasheet	<b>Rev:</b> C
<b>Originator:</b> ASIC/ Steven Ye		

**REVISION RECORD**

<b>Rev.</b>	<b>Date</b>	<b>Change Description</b>
A	03/19/2019	Preliminary Version
B	04/01/2019	1) Add Register block definition 2) Change the linearity condition 3) Change top and bottom view pad name 4) Delete the RNG<1:0> definition 5) Delete the TS block definition and TS referred register output 6) Change the DRDY clear condition 7) Delete the NVM_DRY and OTP_LOAD_DONE register definition 8) Adjust the ODR setting, only keep 200Hz/100Hz 9) Change resolution value
C	10/08/2019	1) Update the hysteresis value 2) Update the marking notes 3) Change the external capacitor

# Single Chip 3-Axis Magnetic Sensor QMC6308

## Abstract

The QMC6308 is a three-axis magnetic sensor, which integrates magnetic sensors and signal condition ASIC into one silicon chip. This wafer level chip scale package (WLCSP) is targeted for applications such as e-compass, map rotation, gaming and personal navigation in mobile and wearable devices.

The QMC6308 is based on our state-of-the-art, high resolution, magneto-resistive technology. Along with the custom-designed 16-bit ADC ASIC, it offers the advantages of low noise, high accuracy, low power consumption, offset cancellation and temperature compensations. QMC6308 enables 1° to 2° compass heading accuracy. The I<sup>2</sup>C serial bus allows for easy interface.

The QMC6308 is in a 0.8x0.8x0.5mm<sup>3</sup> surface mount 4-pin WLCSP package.



## FEATURES

- ▶ 3-Axis Magneto-Resistive Sensors in a 0.8x0.8x0.5 mm<sup>3</sup> WLCSP, Guaranteed to Operate Over an Extended Temperature Range of -40 °C to +85 °C.
- ▶ 16 Bit ADC With Low Noise AMR Sensors Achieves 2 milli-Gauss Field Resolution
- ▶ Wide Magnetic Field Range (±30 Gauss)
- ▶ I<sup>2</sup>C Interface with Standard and Fast Modes.
- ▶ Wide Range Operation Voltage (1.65V To 1.95V) and Low Power Consumption (30μA)
- ▶ Lead Free Package Construction
- ▶ Software and Algorithm Support Available

## BENEFIT

- ▶ Small Size for Highly Integrated Products. Signals Have Been Digitized and Calibrated.
- ▶ Enables 1° To 2° Degree Compass Heading Accuracy, Allows for Pedestrian Navigation and LBS Applications
- ▶ Maximizes Sensor's Full Dynamic Range and Resolution
- ▶ Automatically Maintains Sensor's Sensitivity Under Wide Operating Temperature Range
- ▶ High-Speed Interfaces for Fast Data Communications. Maximum 200Hz Data Output Rate
- ▶ Enables Low-Cost Functionality Test After Assembly in Production
- ▶ Compatible with Battery Powered Applications
- ▶ RoHS Compliance
- ▶ Compassing Heading, Hard Iron, Soft Iron, and Auto Calibration Libraries Available

## CONTENTS

CONTENTS.....	3
1 INTERNAL SCHEMATIC DIAGRAM.....	4
1.1 Internal Schematic Diagram.....	4
2 SPECIFICATIONS AND I/O CHARACTERISTICS.....	5
2.1 Product Specifications.....	5
2.2 Absolute Maximum Ratings.....	5
2.3 I/O Characteristics.....	5
3 PACKAGE PIN CONFIGURATIONS.....	6
3.1 Package 3-D View.....	6
3.2 Package Outlines.....	6
4 EXTERNAL CONNECTION.....	8
4.1 Recommended external connection.....	8
4.2 Mounting Considerations.....	8
4.3 Layout Considerations.....	8
5 BASIC DEVICE OPERATION.....	9
5.1 Anisotropic Magneto-Resistive Sensors.....	9
5.2 Power Management.....	9
5.3 Power On/Off Time.....	9
5.4 Communication Bus Interface I <sup>2</sup> C and Its Addresses.....	10
5.5 Internal Clock.....	10
6 MODES OF OPERATION.....	11
6.1 Modes Transition.....	11
6.2 Description of Modes.....	11
7 Application Examples.....	12
7.1 Continuous Mode Setup Example.....	12
7.2 Measurement Example.....	12
7.3 Standby Example.....	12
7.4 Soft Reset Example.....	12
8 I <sup>2</sup> C COMMUNICATION PROTOCOL.....	12
8.1 I <sup>2</sup> C Timings.....	12
8.2 I <sup>2</sup> C R/W Operation.....	13
9 REGISTERS.....	14
9.1 Register Map.....	14
9.2 Register Definition.....	14

# 1 INTERNAL SCHEMATIC DIAGRAM

## 1.1 Internal Schematic Diagram




Figure 1. Block Diagram

Table 1. Block Function

Block	Function
AMR Bridge	3-axis magnetic sensor
MUX	Multiplexer for sensor channels
PGA	Programmable gain amplifier for sensor signals
ADC	Analog-to-Digital converter
Signal Conditioning	Digital blocks for magnetic signal calibration and compensations
I <sup>2</sup> C	Interface logic data I/O
NVM	Non-volatile memory
Register	Internal register
Self-Test Driver	Internal driver to generate self-test stimulus
SET/RST Driver	Internal driver to initialize magnetic sensor
Reference	Voltage/current reference for internal biasing
Clock Gen.	Internal oscillator for internal operation
POR	Power on reset

## 2 SPECIFICATIONS AND I/O CHARACTERISTICS

### 2.1 Product Specifications

**Table 2. Specifications (Tested and specified at 25°C except stated otherwise.)**

Parameter	Conditions	Min	Typ	Max	Unit
Supply Voltage	VDD	1.65		1.95	V
Standby Current	Total Current on VDD and VLOGIC		2		μA
Low power consumption	10 Measurements/second		30		uA
Max output Data Rate of Continuous Mode	OSR2 setting	OSR2=010	200		Hz
		OSR2= 011	100		Hz
Sensor Field Range	Full Scale	-30		+30	Gauss
Sensitivity <sup>[1]</sup>	Field Range = ±30G		1000		LSB/G
Linearity	Field Range = ±30G Happlied=15G		0.5		%FS
Hysteresis	All Ranges		0.03		%FS
Offset			±10		mG
Sensitivity Tempco	Ta = -40°C~85°C		±0.05		%/°C
Digital Resolution			1.0		mGauss
Field Resolution	Standard deviation OSR2=011	X/Y axis	2		mGauss
		Z axis	3		
X-Y-Z Orthogonality	Sensitivity Directions		90±1		Degree
Operating Temperature		-40		85	°C
ESD	HB Model	2000			V
	CDM	500			

Note [1]: Sensitivity is calibrated at zero field; it is slightly decreased at high fields.

### 2.2 Absolute Maximum Ratings

**Table 3. Absolute Maximum Ratings (Tested at 25°C except stated otherwise.)**

Parameter	MIN.	MAX.	Units
VDD	-0.3	2.0	V
Storage Temperature	-40	125	°C
Exposed to Magnetic Field (all directions)		50000	Gauss
Reflow Classification	MSL 1, 260 °C Peak Temperature		

### 2.3 I/O Characteristics

**Table 4. I/O Characteristics**

Parameter	Symbol	Pin	Condition	Min.	TYP.	Max.	Unit
Voltage Input High Level 1	V <sub>IH1</sub>	SDA, SCL		1.0		1.8	V

Voltage Input Low Level 1	V <sub>IL1</sub>	SDA, SCL		-0.3		0.45	V
Voltage Output High Level	V <sub>OH</sub>	SDA	Output Current ≥1mA	1.2			V
Voltage Output Low Level	V <sub>OL</sub>	SDA	Output Current ≤100uA(INT) Output Current ≤1mA (SDA)			0.3	V

### 3 PACKAGE PIN CONFIGURATIONS

#### 3.1 Package 3-D View

Arrow indicates direction of magnetic field that generates a positive output reading in normal measurement configuration.






Figure 2. Package 3-D View



TOP view  
(Film side)



Bottom view  
(ball side)

Figure 3. Package

Table 5. Pin Configurations

PIN No.	PIN NAME	I/O	TYPE	Function
A1	VSS		Power	Ground
A2	SCL	I	CMOS	I2C clock
B1	VDD		Power	Supply Voltage
B2	SDA	I/O	CMOS	I2C data


#### 3.2 Package Outlines


##### 3.2.1 Package Type

WLCSP

**3.2.2 Package Size:**

0.8mm (Length)\*0.8mm (Width)\*0.5mm (Height)


 TOP VIEW  
(MARK SIDE)

 BOTTOM VIEW  
(BALL SIDE)


SIDE VIEW


NOTES:

 COMMON DIMENSIONS  
(UNITS OF MEASURE=MILLIMETER)

SYMBOL	MIN	NOM	MAX
A	0.510	0.540	0.570
A1	0.110	0.140	0.170
A2	0.375	0.400	0.425
D	0.810	0.830	0.850
E	0.810	0.830	0.850
D1	0.400BSC		
E1	0.400BSC		
e	0.400BSC		
b	0.200	0.230	0.260
x1	0.215REF		
x2	0.215REF		
y1	0.215REF		
y2	0.215REF		

**Figure 4. Package Size**
**3.2.3 Marking:**

Tracking code:


**Figure 5. Chip Marking**

## 4 EXTERNAL CONNECTION

### 4.1 Recommended external connection




Figure 6. External Connection

### 4.2 Mounting Considerations

The following is the recommend printed circuit board (PCB) footprint for the QMC6308. Due to the fine pitch of the pads, the footprint should be properly centered in the PCB.




Figure 7. QMC6308 PCB footprint

### 4.3 Layout Considerations

Besides keeping all components that may contain ferrous materials (nickel, etc.) away from the sensor on both sides of the PCB, it is also recommended that there is no conducting copper line under/near the sensor in any of the PCB layers.

#### 4.3.1 Solder Paste

A 4 mil stencil and 100% paste coverage is recommended for the electrical contact pads.



#### 4.3.2 Reflow Assembly

This device is classified as MSL 1 with 260°C peak reflow temperature. Reference IPC/JEDEC standard J-STD-033 for additional information.

No special reflow profile is required for QMC6308, which is compatible with lead eutectic and lead-free solder paste reflow profiles. QST recommends adopting solder paste manufacturer's guidelines. Hand soldering is not recommended.

#### 4.3.3 External Capacitors

The external capacitors C1 should be ceramic type with low ESR characteristics. The exact ESR value is not critical, but values less than 200 milli-ohms are recommended. Reservoir capacitor C1 is nominally 2.2  $\mu\text{F}$  in capacitance. Low ESR characteristics may not be in many small SMT ceramic capacitors (0402), so be prepared to up-size the capacitors (0201) to gain low ESR characteristics.

## 5 BASIC DEVICE OPERATION

### 5.1 Anisotropic Magneto-Resistive Sensors

The QMC6308 magneto-resistive sensor circuit consists of tri-axial sensors and application specific support circuits to measure magnetic fields. With a DC power supply is applied to the sensor two terminals, the sensor converts any incident magnetic field in the sensitive axis directions to a differential voltage output.

The device has an offset cancellation function to eliminate sensor and ASIC offsets. It also applies a self-aligned magnetic field to restore magnetic state before each measurement to ensure high accuracy. Because of these features, the QMC6308 doesn't need to calibrate every time in most of application situations. It may need to be calibrated once in a new system or a system changes a new battery.

### 5.2 Power Management

There are only one power supply pins to the device. VDD provides power for all the internal analog and digital functional blocks and I/O.

When the device is powered on, all registers are reset by POR, then the device transits to the standby mode and waits for further commands.

Table 6 provides references for 2 power states.

**Table 6: Power States**


Power State	VDD	Power State description
1	0V	Device Off, No Power Consumption
2	1.65V~1.95V	Device On, Normal Operation Mode, Enters Standby Mode after POR

### 5.3 Power On/Off Time

After the device is powered on, some time periods are required for the device fully functional. The external power supply requires a time period for voltage to ramp up (PSUP), it is typically 50 milli-second. However it isn't controlled by the device. The Power –On –Reset time period (PORT) includes time to reset all the logics, load values in NVM to proper registers, enter the standby mode and get ready for analogy measurements. The power on/off time related to the device is in Table 7.

**Table 7. Time Required for Power On/Off**

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
POR Completion Time	PORT	Time Period After VDD at Operating Voltage to Ready for I <sup>2</sup> C Command and Analogy Measurement.			200	uS
Power off Voltage	SDV	Voltage that Device Considers to be Power Down.			0.2	V
Power on Interval	PINT	Time Period Required for Voltage Lower Than SDV to Enable Next POR	100			uS


**Power On/Off Timing**
**Figure 8. Power On/Off Timing**

## 5.4 Communication Bus Interface I<sup>2</sup>C and Its Addresses

This device will be connected to a serial interface bus as a slave device under the control of a master device, such as the processor. Control of this device is carried out via I<sup>2</sup>C.

This device is compliant with I<sup>2</sup>C Bus Specification. As an I<sup>2</sup>C compatible device, this device has a 7-bit serial address and supports I<sup>2</sup>C protocols. This device supports standard and fast speed modes, 100kHz and 400kHz, respectively. External pull-up resistors are required to support all these modes.

There are only one I<sup>2</sup>C address available. The default value is 2CH.

If more I<sup>2</sup>C address options are required, please contact factory.

## 5.5 Internal Clock

The device has an internal clock for internal digital logic functions and timing management. This clock is not available to external usage.

## 6 MODES OF OPERATION

### 6.1 Modes Transition

The device has three different modes, controlled by register (0x0A), mode bits Mode<1:0>. The main purpose of these modes is for power management. The modes can be transitioned from one to another, as shown below, through I<sup>2</sup>C commands of changing mode bits. The default mode is Suspend Mode.




Figure 9. Modes Transition

### 6.2 Description of Modes

#### 6.2.1 Continuous Mode

During the Continuous mode (MODE bits= 11), the magnetic sensor continuously makes measurements and places measured data in data output registers. The field range register is located in the control register(0BH) and data output rate is related to the OSR2 setting, they should be set up properly for your applications in the continuous mode.

##### 6.2.1.1 Normal Read Sequence

Complete magnetometer data read-out can be done as follow steps.

- ✧ poll DRDY in Register 09H
- ✧ Read DRDY in Register 09H (if polling, it's unnecessary)
- ✧ Read measured data

#### 6.2.2 Single Mode

During the Single Mode (MODE bits=10), the whole chip runs only once and enter in the suspend mode after 1 measurement is finished. The noise performance can also be controlled by the OSR2 setting.

#### 6.2.3 Suspend Mode

Suspend mode is the default magnetometer state upon POR and soft reset. Only few function blocks are activated in this mode which keeps power consumption as low as possible. In this state, register values are hold on by a lower power LDO, I<sup>2</sup>C interface is active and all register reads and writes are allowed. There is no magnetometer measurement in the Suspend state.

## 7 Application Examples

### 7.1 Continuous Mode Setup Example

- ◇ Write Register 0BH by 0x00 (Define Set/Reset mode, with Set/Reset On)
- ◇ Write Register 0AH by 0x63 (Define OSR2=011, set continuous mode)

### 7.2 Measurement Example

- ◇ Check status register 09H [0], "1" means ready.
- ◇ Read data register 01H ~ 06H.

### 7.3 Suspend Mode Example

- ◇ Write Register 0AH by 0x00

### 7.4 Soft Reset Example

- ◇ Write Register 0BH by 0x80


## 8 I<sup>2</sup>C COMMUNICATION PROTOCOL

### 8.1 I<sup>2</sup>C Timings

Below table and graph describe the I<sup>2</sup>C communication protocol times

Table 8. I<sup>2</sup>C Timings

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
SCL Clock	$f_{scl}$		0		400	kHz
SCL Low Period	$t_{low}$		1			$\mu$ S
SCL High Period	$t_{high}$		1			$\mu$ S
SDA Setup Time	$t_{sudat}$		0.1			$\mu$ S
SDA Hold Time	$t_{hddat}$		0		0.9	$\mu$ S
Start Hold Time	$t_{hdsta}$		0.6			$\mu$ S
Start Setup Time	$t_{susta}$		0.6			$\mu$ S
Stop Setup Time	$t_{susto}$		0.6			$\mu$ S
New Transmission Time	$t_{buf}$		1.3			$\mu$ S
Rise Time	$t_r$					$\mu$ S
Fall Time	$t_f$					$\mu$ S



I<sup>2</sup>C Timing Diagram

Figure 10. I<sup>2</sup>C Timing Diagram

## 8.2 I<sup>2</sup>C R/W Operation

### 8.2.1 Abbreviation

Table 9. Abbreviation

SACK	Acknowledged by slave
MACK	Acknowledged by master
NACK	Not acknowledged by master
RW	Read/Write

### 8.2.2 Start/Stop/Ack

START: Data transmission begins with a high to transition on SDA while SCL is held high. Once I<sup>2</sup>C transmission starts, the bus is considered busy.

STOP: STOP condition is a low to high transition on SDA line while SCL is held high.

ACK: Each byte of data transferred must be acknowledged. The transmitter must release the SDA line during the acknowledge pulse while the receiver must then pull the SDA line low so that it remains stable low during the high period of the acknowledge clock cycle.

NACK: If the receiver doesn't pull down the SDA line during the high period of the acknowledge clock cycle, it's recognized as NACK by the transmitter.

### 8.2.3 I<sup>2</sup>C Write

I<sup>2</sup>C write sequence begins with start condition generated by master followed by 7 bits slave address and a write bit (R/W=0). The slave sends an acknowledge bit (ACK=0) and releases the bus. The master sends the one byte register address. The slave again acknowledges the transmission and waits for 8 bits data which shall be written to the specified register address. After the slave acknowledges the data byte, the master generates a stop signal and terminates the writing protocol.

Table 10. I<sup>2</sup>C Write

START	Slave Address							R W	SACK	Register Address (0x09)								SACK	Data (0x01)								SACK	STOP
	0	1	0	1	1	0	0	0		0	0	0	0	1	0	0	1		0	0	0	0	0	0	0	1		

### 8.2.4 I<sup>2</sup>C Read

I<sup>2</sup>C read sequence consists of a one-byte I<sup>2</sup>C write phase followed by the I<sup>2</sup>C read phase. A start condition must be generated between two phase. The I<sup>2</sup>C write phase addresses the slave and sends the register address to be read. After slave acknowledges the transmission, the master generates again a start condition and sends the slave address together with a read bit (R/W=1). Then master releases the bus and waits for the data bytes to be read out from slave. After each data byte the master has to generate an acknowledge bit (ACK = 0) to enable further data transfer. A NACK from the master stops the data being transferred from the slave. The slave releases the bus so that the master can generate a STOP condition and terminate the transmission.

Table 11. I<sup>2</sup>C Read

START	Slave Address							R W	SACK	Register Address (0x00)								SACK	
	0	1	0	1	1	0	0	0		0	0	0	0	0	0	0	0		
START	Slave Address							R W	SACK	Data (0x00)								MACK	STOP
	0	1	0	1	1	0	0	1		0	0	0	0	0	0	0	0		

## 9 REGISTERS

### 9.1 Register Map

The table below provides a list of the 8-bit registers embedded in the device and their respective function and addresses

**Table 12. Register Map**

Addr.	7	6	5	4	3	2	1	0	Access
01H	Data Output X LSB Register XOUT[7:0]								Read only
02H	Data Output X MSB Register XOUT[15:8]								Read only
03H	Data Output Y LSB Register YOUT[7:0]								Read only
04H	Data Output Y MSB Register YOUT[15:8]								Read only
05H	Data Output Z LSB Register ZOUT[7:0]								Read only
06H	Data Output Z MSB Register ZOUT[15:8]								Read only
09H							OVFL	DRD Y	Read only
0AH	OSR2<2:0>			OSR1		MODE<1:0>			Read/Write
0BH	SOFT_ RST	RFU				SET/RESET MODE<1:0>			Read/Write

### 9.2 Register Definition

#### 9.2.1 Output Data Register

Registers 01H ~ 06H store the measurement data from each axis magnetic sensor in each working mode. In the normal mode, the output data is refreshed periodically based on the data update rate ODR setup in control registers 1. The data stays the same, regardless of reading status through I<sup>2</sup>C, until new data replaces them. Each axis has 16-bit data width in 2's complement, i.e., MSB of 02H/04H/06H indicates the sign of each axis. The output data of each channel saturates at -32768 and 32767.

**Table 13. Output Data Register**

Addr.	7	6	5	4	3	2	1	0
01H	Data Output X LSB Register XOUT[7:0]							
02H	Data Output X MSB Register XOUT[15:8]							
03H	Data Output Y LSB Register YOUT[7:0]							
04H	Data Output Y MSB Register YOUT[15:8]							
05H	Data Output Z LSB Register ZOUT[7:0]							
06H	Data Output Z MSB Register ZOUT[15:8]							

#### 9.2.2 Status Register

There is one status register located in address 09H.

Register 09H has two bits indicating for status flags, the rest are reserved for factory use. The status registers are read only bits.

**Table 14. Status Register 1**

Addr.	7	6	5	4	3	2	1	0
09H							OVFL	DRDY

Data Ready Register (DRDY), it is set when all three axis data is ready, and loaded to the output data registers in each mode. It is reset to "0" by reading the status register through I<sup>2</sup>C commands

DRDY: “0”: no new data, “1”: new data is ready

OVFL: “0”: no data overflow occurs, “1”: data overflow occurs

### 9.2.3 Control Registers

Two 8-bits registers are used to control the device configurations.

Control register 1 is located in address 0AH, it sets the operational modes (MODE) and over sampling rate (OSR). Control register 2 is located in address 0BH. It controls soft reset (SOFT\_RST) and set/reset mode(MODE).

Two bits of MODE registers can transfer mode of operations in the device, the three modes are Suspend, continuous mode, Single mode. The default mode after Power-On-Reset (POR) is Suspend Mode. Suspend Mode should be added in the middle of mode shifting between Continuous mode and Single Mode.

The maximum Output data rate is controlled by OSR2 registers. Two data update frequencies can be selected: 100Hz, 200Hz.

Over sample Rate (OSR1) registers are used to control bandwidth of an internal digital filter. Larger OSR value leads to smaller filter bandwidth, less in-band noise and higher power consumption. It could be used to reach a good balance between noise and power. Two over sample ratio can be selected, 128/256.

**Table 15. Control Register 1**

Addr	7	6	5	4	3	2	1	0
0AH	OSR2<2:0>			OSR1	RFU		MODE<1:0>	
Reg.	Definition		00	01	10	11		
Mode	Mode Control		Suspend	RFU	Single	Continuous Mode		
OSR1	Over sample Ratio1		0:256 1:128					
OSR2	Down sampling rate		Continuous Mode: 000: OSR2=1 001: OSR2=2 010: OSR2=4 011: OSR2=8 Others: Reserved for Future Use					

Set/Reset Mode can be control by the register SET/RESET MODE. There are 3 mode for selection: SET AND RESET ON, SET ONLY ON and SET AND RESET OFF. In SET ONLY ON or SET AND RESET OFF mode, the offset is not renewed during measuring.

**Table 16. Control Register 2**

Addr.	7	6	5	4	3	2	1	0
0BH	SOFT_RST	RFU					SET/RESET MODE<1:0>	
Reg.	Definition		00	01	10	11		
SET/RESET MODE	Set and reset mode ctrl		Set and reset on	Set only on	Set and reset off	Set and reset off		
SOFT_RST	Soft reset		1: Soft reset, restore default value of all registers, 0: no reset					

## ORDERING INFORMATION

Ordering Number	Temperature Range	Package	Packaging
QMC6308-TR	-40°C ~ 85°C	WLCSP	Tape and Reel: 5k pieces/reel


**Caution**

This part is sensitive to damage by electrostatic discharge. Use ESD precautionary procedures when touching, removing or inserting.

**CAUTION: ESDS CAT. 1B**

## FIND OUT MORE

For more information on QST's Magnetic Sensors contact us at 86-21-69517300.

The application circuits herein constitute typical usage and interface of QST product. QST does not provide warranty or assume liability of customer-designed circuits derived from this description or depiction.

QST reserves the right to make changes to improve reliability, function or design. QST does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

U.S. Patents 4,441,072, 4,533,872, 4,569,742, 4,681,812, 4,847,584 and 6,529,114 apply to the technology described.

China Patents 201210563667.3, 201210563956.3, 201210563952.5, 201210563687.0, 201310403912.9, 201410027189.3, 201410027240.0, 201410027085.2 and 201410085278.3 apply to the technology described.



单击下面可查看定价，库存，交付和生命周期等信息

[>>qst](#)