

Originator: ASIC/ Steven Ye

REVISION RECORD

Rev.	Date	Change Description
Α	03/19/2019	Preliminary Version
В	04/01/2019	Add Register block definition
		2) Change the linearity condition
		3) Change top and bottom view pad name
		4) Delete the RNG<1:0> definition
		5) Delete the TS block definition and TS referred register output
		6) Change the DRDY clear condition
		7) Delete the NVM_DRY and OTP_LOAD_DONE register
		definition
		8) Adjust the ODR setting, only keep 200Hz/100Hz
		9) Change resolution value
С	10/08/2019	1) Update the hysteresis value
		2) Update the marking notes
		3) Change the external capacitor


Rev: C

Single Chip 3-Axis Magnetic Sensor QMC6308

Abstract

The QMC6308 is a three-axis magnetic sensor, which integrates magnetic sensors and signal condition ASIC into one silicon chip. This wafer level chip scale package (WLCSP) is targeted for applications such as e-compass, map rotation, gaming and personal navigation in mobile and wearable devices.

The QMC6308 is based on our state-of-the-art, high resolution, magneto-resistive technology. Along with the custom-designed 16-bit ADC ASIC, it offers the advantages of low noise, high accuracy, low power consumption, offset cancellation and temperature compensations. QMC6308 enables 1° to 2° compass heading accuracy. The I2C serial bus allows for easy interface.



The QMC6308 is in a 0.8x0.8x0.5mm³ surface mount 4-pin WLCSP package.

FEATURES

- 3-Axis Magneto-Resistive Sensors in a 0.8x0.8x0.5 mm³ WLCSP, Guaranteed to Operate Over an Extended Temperature Range of -40 °C to +85 °C.
- 16 Bit ADC With Low Noise AMR Sensors Achieves 2 milli-Gauss Field Resolution
- Wide Magnetic Field Range (±30 Gauss)
- ▶ I²C Interface with Standard and Fast Modes.
- Wide Range Operation Voltage (1.65V To 1.95V) and Low Power Consumption (30µA)
- Lead Free Package Construction
- Software and Algorithm Support Available

BENEFIT

- Small Size for Highly Integrated Products. Signals Have Been Digitized and Calibrated.
- Enables 1° To 2° Degree Compass Heading Accuracy, Allows for Pedestrian Navigation and LBS Applications
- Maximizes Sensor's Full Dynamic Range and Resolution
- Automatically Maintains Sensor's Sensitivity Under Wide Operating Temperature Range
- High-Speed Interfaces for Fast Data Communications. Maximum 200Hz Data Output Rate
- Enables Low-Cost Functionality Test After Assembly in Production
- Compatible with Battery Powered Applications
- RoHS Compliance
- Compassing Heading, Hard Iron, Soft Iron, and Auto Calibration Libraries Available

CONTENTS

CON	NTENTS		.3
1	INTERNA	AL SCHEMATIC DIAGRAM	.4
	1.1	Internal Schematic Diagram	.4
2	SPECIFIC	CATIONS AND I/O CHARACTERISTICS	. 5
	2.1	Product Specifications	. 5
	2.2	Absolute Maximum Ratings	
	2.3	I/O Characteristics	. 5
3	PACKAG	E PIN CONFIGURATIONS	.6
	3.1	Package 3-D View	
	3.2	Package Outlines	.6
4	EXTERN	AL CONNECTION	. 8
	4.1	Recommended external connection	. 8
	4.2	Mounting Considerations	
	4.3	Layout Considerations	.8
5	BASIC D	EVICE OPERATION	.9
	5.1	Anisotropic Magneto-Resistive Sensors	.9
	5.2	Power Management	.9
	5.3	Power On/Off Time	
	5.4	Communication Bus Interface I ² C and Its Addresses	1(
	5.5	Internal Clock	1(
6	MODES (OF OPERATION	11
	6.1	Modes Transition	11
	6.2	Description of Modes	11
7	Application	on Examples	12
	7.1	Continuous Mode Setup Example	12
	7.2	Measurement Example	12
	7.3	Standby Example	12
	7.4	Soft Reset Example	
8	I ² C COM	MUNICATION PROTOCOL	12
	8.1	I ² C Timings	12
	8.2	I ² C R/W Operation	13
9	REGISTE	ERS	14
	9.1	Register Map	14
	9.2	Register Definition	14

Rev: C

1 **INTERNAL SCHEMATIC DIAGRAM**

1.1 **Internal Schematic Diagram**




Figure 1. Block Diagram

Table 1. Block Function

Block	Function
AMR Bridge	3-axis magnetic sensor
MUX	Multiplexer for sensor channels
PGA	Programmable gain amplifier for sensor signals
ADC	Analog-to-Digital converter
Signal Conditioning	Digital blocks for magnetic signal calibration and compensations
I ² C	Interface logic data I/O
NVM	Non-volatile memory
Register	Internal register
Self-Test Driver	Internal driver to generate self-test stimulus
SET/RST Driver	Internal driver to initialize magnetic sensor
Reference	Voltage/current reference for internal biasing
Clock Gen.	Internal oscillator for internal operation
POR	Power on reset

Rev: C

2 SPECIFICATIONS AND I/O CHARACTERISTICS

2.1 Product Specifications

Table 2. Specifications (Tested and specified at 25°C except stated otherwise.)

Parameter	Conditions	Min	Тур	Max	Unit	
Supply Voltage	VDD		1.65		1.95	V
Standby Current	Total Current on VLOGIC	VDD and		2		μA
Low power consumption	10 Measuremen		30		uA	
Max output Data Rate of	OSR2 setting	OSR2=010		200		Hz
Continuous Mode	OSKZ Setting	OSR2= 011		100		Hz
Sensor Field Range	Full Scale		-30		+30	Gauss
Sensitivity [1]	Field Range = ±		1000		LSB/G	
Linearity	Field Range = ± Happlied=15G		0.5		%FS	
Hysteresis	All Ranges			0.03		%FS
Offset				±10		mG
Sensitivity Tempco	Ta = -40°C~85°	С		±0.05		%/°C
Digital Resolution				1.0		mGauss
Field Resolution	Standard deviation	X/Y axis		2		- mGauss
ricia resolution	OSR2=011	Z axis		3		moadss
X-Y-Z Orthogonality	Sensitivity Directions			90±1		Degree
Operating Temperature			-40		85	°C
ESD	HB Model		2000			V
	CDM		500			, v

Note [1]: Sensitivity is calibrated at zero field; it is slightly decreased at high fields.

2.2 Absolute Maximum Ratings

Table 3. Absolute Maximum Ratings (Tested at 25°C except stated otherwise.)

Parameter	MIN.	MAX.	Units	
VDD	-0.3	2.0	V	
Storage Temperature	-40	125	°C	
Exposed to Magnetic Field (all directions)		50000	Gauss	
Reflow Classification	MSL 1, 260 °C Peak Temperature			

2.3 I/O Characteristics

Table 4. I/O Characteristics

Parameter	Symbol	Pin	Condition	Min.	TYP.	Max.	Unit
Voltage Input	V _{IH} 1	SDA, SCL		1.0		1.8	V
High Level 1							

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of OST.

↓\$₽ 砂睿	Document #:	13-52-15	Title: QMC6308 Preliminary Datasheet	Rev: C
----------------	-------------	----------	--------------------------------------	--------

Voltage Input Low Level 1	V _{IL} 1	SDA, SCL		-0.3	0.45	V
Voltage Output High Level	V _{OH}	SDA	Output Current ≥1mA	1.2		V
Voltage Output Low Level	VoL	SDA	Output Current ≤100uA(INT) Output Current ≤1mA (SDA)		0.3	V

3 PACKAGE PIN CONFIGURATIONS

3.1 Package 3-D View

Arrow indicates direction of magnetic field that generates a positive output reading in normal measurement configuration.





Figure 2. Package 3-D View



TOP view
(Film side)
Figure 3. Package

QMC6308 VSS SCL

Bottom view (ball side)

Table 5. Pin Configurations

Table 5. Till Configurations									
PIN	PIN	1/0	TYPE	Function					
No.	NAME								
A1	VSS		Power	Ground					
A2	SCL		CMOS	I2C clock					
B1	VDD		Power	Supply Voltage					
B2	SDA	I/O	CMOS	I2C data					

3.2 Package Outlines

3.2.1 Package Type

WLCSP

Rev: C

3.2.2 Package Size:

0.8mm (Length)*0.8mm (Width)*0.5mm (Height)




Figure 4. Package Size

3.2.3 Marking:

Tracking code:




Figure 5. Chip Marking

EXTERNAL CONNECTION 4

4.1 Recommended external connection




Figure 6. External Connection

4.2 **Mounting Considerations**

The following is the recommend printed circuit board (PCB) footprint for the QMC6308. Due to the fine pitch of the pads, the footprint should be properly centered in the PCB.




Figure 7. QMC6308 PCB footprint

4.3 **Layout Considerations**

Besides keeping all components that may contain ferrous materials (nickel, etc.) away from the sensor on both sides of the PCB, it is also recommended that there is no conducting copper line under/near the sensor in any of the PCB layers.

4.3.1 **Solder Paste**

A 4 mil stencil and 100% paste coverage is recommended for the electrical contact pads.

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of OST.



Rev: C

4.3.2 **Reflow Assembly**

This device is classified as MSL 1 with 260°C peak reflow temperature. Reference IPC/JEDEC standard J-STD-033 for additional information.

No special reflow profile is required for QMC6308, which is compatible with lead eutectic and lead-free solder paste reflow profiles. QST recommends adopting solder paste manufacturer's guidelines. Hand soldering is not recommended.

External Capacitors 4.3.3

The external capacitors C1 should be ceramic type with low ESR characteristics. The exact ESR value is not critical, but values less than 200 milli-ohms are recommended. Reservoir capacitor C1 is nominally 2.2 µF in capacitance. Low ESR characteristics may not be in many small SMT ceramic capacitors (0402), so be prepared to up-size the capacitors (0201) to gain low ESR characteristics.

BASIC DEVICE OPERATION 5

5.1 **Anisotropic Magneto-Resistive Sensors**

The QMC6308 magneto-resistive sensor circuit consists of tri-axial sensors and application specific support circuits to measure magnetic fields. With a DC power supply is applied to the sensor two terminals, the sensor converts any incident magnetic field in the sensitive axis directions to a differential voltage output.

The device has an offset cancellation function to eliminate sensor and ASIC offsets. It also applies a self-aligned magnetic field to restore magnetic state before each measurement to ensure high accuracy. Because of these features, the QMC6308 doesn't need to calibrate every time in most of application situations. It may need to be calibrated once in a new system or a system changes a new battery.

5.2 **Power Management**

There are only one power supply pins to the device. VDD provides power for all the internal analog and digital functional blocks and I/O.

When the device is powered on, all registers are reset by POR, then the device transits to the standby mode and waits for further commands.

Table 6 provides references for 2 power states.

Table 6: Power States

Power State	VDD	Power State description
1	0V	Device Off, No Power Consumption
2	1.65V~1.95V	Device On, Normal Operation Mode, Enters Standby Mode after POR

5.3 Power On/Off Time


After the device is powered on, some time periods are required for the device fully functional. The external power supply requires a time period for voltage to ramp up (PSUP), it is typically 50 milli-second. However it isn't controlled by the device. The Power -On -Reset time period (PORT) includes time to reset all the logics, load values in NVM to proper registers, enter the standby mode and get ready for analogy measurements. The power on/off time related to the device is in Table 7.

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of OST.

Rev: C

Table 7. Time Required for Power On/Off

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
POR	PORT	Time Period After VDD at			200	uS
Completion		Operating Voltage to Ready				
Time		for I ² C Commend and				
		Analogy Measurement.				
Power off	SDV	Voltage that Device Considers			0.2	V
Voltage		to be Power Down.				
Power on	PINT	Time Period Required for	100			uS
Interval		Voltage Lower Than SDV to				
		Enable Next POR				



Power On/Off Timing

Figure 8. Power On/Off Timing

Communication Bus Interface I²C and Its Addresses 5.4

This device will be connected to a serial interface bus as a slave device under the control of a master device, such as the processor. Control of this device is carried out via I2C.

This device is compliant with I2C Bus Specification. As an I2C compatible device, this device has a 7-bit serial address and supports I²C protocols. This device supports standard and fast speed modes, 100kHz and 400kHz, respectively. External pull-up resistors are required to support all these modes.

There are only one I²C address available. The default value is 2CH.

If more I²C address options are required, please contact factory.

5.5 **Internal Clock**

The device has an internal clock for internal digital logic functions and timing management. This clock is not available to external usage.

The information contained herein is the exclusive property of OST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of OST.

Rev: C

6 MODES OF OPERATION

6.1 **Modes Transition**

The device has three different modes, controlled by register (0x0A), mode bits Mode<1:0>. The main purpose of these modes is for power management. The modes can be transited from one to another, as shown below, through I²C commands of changing mode bits. The default mode is Suspend Mode.




Figure 9. Modes Transition

6.2 **Description of Modes**

6.2.1 **Continuous Mode**

During the Continuous mode (MODE bits= 11), the magnetic sensor continuously makes measurements and places measured data in data output registers. The field range register is located in the control register (0BH) and data output rate is related to the OSR2 setting, they should be set up properly for your applications in the continuous mode.

6.2.1.1 Normal Read Sequence

Complete magnetometer data read-out can be done as follow steps.

- poll DRDY in Register 09H
- Read DRDY in Register 09H (if polling, it's unnecessary) \diamond
- Read measured data

6.2.2 Single Mode

During the Single Mode (MODE bits=10), the whole chip runs only once and enter in the suspend mode after 1 measurement is finished. The noise performance can also be controlled by the OSR2 setting.

6.2.3 Suspend Mode

Suspend mode is the default magnetometer state upon POR and soft reset. Only few function blocks are activated in this mode which keeps power consumption as low as possible. In this state, register values are hold on by a lower power LDO, I2C interface is active and all register reads and writes are allowed. There is no magnetometer measurement in the Suspend state.

Rev: C

Application Examples 7

7.1 **Continuous Mode Setup Example**

- ♦ Write Register 0BH by 0x00 (Define Set/Reset mode, with Set/Reset On)
- ♦ Write Register 0AH by 0x63 (Define OSR2=011, set continuous mode)

7.2 **Measurement Example**

- ♦ Check status register 09H [0],"1" means ready.
- ♦ Read data register 01H ~ 06H.

7.3 **Suspend Mode Example**

♦ Write Register 0AH by 0x00

7.4 **Soft Reset Example**

♦ Write Register 0BH by 0x80


8 I²C COMMUNICATION PROTOCOL

8.1 I²C Timings

Below table and graph describe the I²C communication protocol times

Table 8. I²C Timings

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
SCL Clock	f_{scl}		0		400	kHz
SCL Low Period	t _{low}		1			μS
SCL High Period	thigh		1			μS
SDA Setup Time	t _{sudat}		0.1			μS
SDA Hold Time	thddat		0		0.9	μS
Start Hold Time	t _{hdsta}		0.6			μS
Start Setup Time	t _{susta}		0.6			μS
Stop Setup Time	t _{susto}		0.6			μS
New Transmission Time	t _{buf}		1.3			μS
Rise Time	t _r					μS
Fall Time	t _f					μS



I²C Timing Diagram

Figure 10. I²C Timing Diagram

The information contained herein is the exclusive property of OST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of OST.



Rev: C

8.2 I²C R/W Operation

Abbreviation 8.2.1

Table 9. Abbreviation

SACK	Acknowledged by slave
MACK	Acknowledged by master
NACK	Not acknowledged by master
RW	Read/Write

8.2.2 Start/Stop/Ack

START: Data transmission begins with a high to transition on SDA while SCL is held high. Once I²C transmission starts, the bus is considered busy.

STOP: STOP condition is a low to high transition on SDA line while SCL is held high.

ACK: Each byte of data transferred must be acknowledged. The transmitter must release the SDA line during the acknowledge pulse while the receiver must then pull the SDA line low so that it remains stable low during the high period of the acknowledge clock cycle.

NACK: If the receiver doesn't pull down the SDA line during the high period of the acknowledge clock cycle, it's recognized as NACK by the transmitter.

I²C Write 8.2.3

I²C write sequence begins with start condition generated by master followed by 7 bits slave address and a write bit (R/W=0). The slave sends an acknowledge bit (ACK=0) and releases the bus. The master sends the one byte register address. The slave again acknowledges the transmission and waits for 8 bits data which shall be written to the specified register address. After the slave acknowledges the data byte, the master generates a stop signal and terminates the writing protocol.

Table 10. I²C Write

S	Slav	ve A	ddre	ess		R W	S		Re	gis	ter (0x		dre	SS		S				Da (0x					S	S
TART	0 1 (0 1	1	0	0	0	ACK	0	0	0	0	1	0	0	1	ACK	0	0	0	0	0	0	0	1	ACK	TOP

I²C Read 8.2.4

I²C read sequence consists of a one-byte I²C write phase followed by the I²C read phase. A start condition must be generated between two phase. The I²C write phase addresses the slave and sends the register address to be read. After slave acknowledges the transmission, the master generates again a start condition and sends the slave address together with a read bit (R/W=1). Then master releases the bus and waits for the data bytes to be read out from slave. After each data byte the master has to generate an acknowledge bit (ACK = 0) to enable further data transfer. A NACK from the master stops the data being transferred from the slave. The slave releases the bus so that the master can generate a STOP condition and terminate the transmission.

Table 11. I²C Read

ST		SI	ave	Ac	ddre	ess		R W	SA		Re	egis	ter (0x		dre	SS		<i>1</i> S	
START	0	1	0	1	1	0	0	0	CK	0	0	0	0	0	0	0	0	CK	
ST		SI	ave	Ac	ddre	ess		R W	S/				Da (0x					ξ.	ST
START	0	1	0	1	1	0	0	1	CK	0	0	0	0	0	0	0	0	MACK	OP

9 REGISTERS

9.1 Register Map

The table below provides a list of the 8-bit registers embedded in the device and their respective function and addresses

Table 12. Register Map

Addr.	7	6	5	4	3	2	1	0	Access		
01H	Data Ou	tput X LSE	Register 3	XOUT[7:	:0]				Read only		
02H	Data Ou	tput X MSI	B Register	· XOUT[1	5:8]				Read only		
03H	Data Ou	Data Output Y LSB Register YOUT[7:0]									
04H	Data Ou	Data Output Y MSB Register YOUT[15:8]									
05H	Data Ou	Data Output Z LSB Register ZOUT[7:0]									
06H	Data Ou	tput Z MSI	3 Register	ZOUT[15	:8]				Read only		
09H							OVFL	DRD	Read only		
								Υ			
0AH	OSR2<2	::0>		OSR1			MODE<	:1:0>	Read/Write		
0BH	SOFT_	RFU					SET/RE	SET	Read/Write		
	RST						MODE<	:1:0>			

9.2 Register Definition

9.2.1 Output Data Register

Registers 01H \sim 06H store the measurement data from each axis magnetic sensor in each working mode. In the normal mode, the output data is refreshed periodically based on the data update rate ODR setup in control registers 1. The data stays the same, regardless of reading status through I 2 C, until new data replaces them. Each axis has 16-bit data width in 2's complement, i.e., MSB of 02H/04H/06H indicates the sign of each axis. The output data of each channel saturates at -32768 and 32767.

Table 13. Output Data Register

Addr.	7	6	5	4	3	2	1	0
01H	Data Out	tput X LSE	Register	XOUT[7:	:0]			
02H	Data Out	tput X MSI	3 Register	XOUT[1	5:8]			
03H	Data Out	tput Y LSE	Register	YOUT[7:	:0]			
04H	Data Out	tput Y MSI	3 Register	YOUT[1	5:8]			
05H	Data Out	tput Z LSB	Register	ZOUT[7:	0]			
06H	Data Out	tput Z MSE	3 Register	ZOUT[15	5:8]			

9.2.2 Status Register

There is one status register located in address 09H.

Register 09H has two bits indicating for status flags, the rest are reserved for factory use. The status registers are read only bits.

Table 14. Status Register 1

Addr.	7	6	5	4	3	2	1	0
09H							OVFL	DRDY

Data Ready Register (DRDY), it is set when all three axis data is ready, and loaded to the output data registers in each mode. It is reset to "0" by reading the status register through I²C commends

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of OST.

Rev: C

Rev: C

DRDY: "0": no new data, "1": new data is ready

OVFL: "0": no data overflow occurs, "1": data overflow occurs

9.2.3 Control Registers

Two 8-bits registers are used to control the device configurations.

Control register 1 is located in address 0AH, it sets the operational modes (MODE) and over sampling rate (OSR). Control register 2 is located in address 0BH. It controls soft reset (SOFT_RST) and set/reset mode(MODE).

Two bits of MODE registers can transfer mode of operations in the device, the three modes are Suspend, continuous mode, Single mode. The default mode after Power-On-Reset (POR) is Suspend Mode. Suspend Mode should be added in the middle of mode shifting between Continuous mode and Single Mode.

The maximum Output data rate is controlled by OSR2 registers. Two data update frequencies can be selected: 100Hz, 200Hz.

Over sample Rate (OSR1) registers are used to control bandwidth of an internal digital filter. Larger OSR value leads to smaller filter bandwidth, less in-band noise and higher power consumption. It could be used to reach a good balance between noise and power. Two over sample ratio can be selected, 128/256.

Table 15. Control Register 1

Addr	7	6	5	4		3	2	1		0
0AH	(OSR2<2:0>	•	OSR1	1	RF	U	MOI	DE<1	1:0>
Reg.	Definition	on	00	(01		10	11		
Mode	Mode Co	ontrol	Suspend	J F	RFU	l	Single		Continuo Mode	
OSR1	Over Ratio1	sample	0:256 1:128							
OSR2	Down rate	sampling	Continuous Mode: 000: OSR2=1 001: OSR2=2 010: OSR2=4 011: OSR2=8 Others: Reserved for Future Use							

Set/Reset Mode can be control by the register SET/RESET MODE. There are 3 mode for selection: SET AND RESET ON, SET ONLY ON and SET AND RESET OFF. In SET ONLY ON or SET AND RESET OFF mode, the offset is not renewed during measuring.

Table 16. Control Register 2

1 4515 151 5	• • • • • • •	9									
Addr.	7		6	5	4		3	2	1		0
0BH	SOFT	_R	RFU				SET/RESET				Τ
	ST						MODE<1:0>				>
Reg.		Defir	nition	00		01		10		11	
SET/RESE	Т	Set a	nd reset	Set and	reset	Set c	nly on	Set a	nd reset	Set a	nd reset
MODE mode ctrl		e ctrl	on			_	off		off		
SOFT_RST	-	Soft r	eset	1: Sof	reset, re	store d	efault value	of all re	gisters, 0:	no rese	et



Rev: C

ORDERING INFORMATION

Ordering Number	Temperature Range	Package	Packaging
QMC6308-TR	-40°C ~ 85°C	WLCSP	Tape and Reel: 5k pieces/reel



Caution

This part is sensitive to damage by electrostatic discharge. Use ESD precautionary procedures when touching, removing or inserting.

CAUTION: ESDS CAT. 1B

FIND OUT MORE

For more information on QST's Magnetic Sensors contact us at 86-21-69517300.

The application circuits herein constitute typical usage and interface of QST product. QST does not provide warranty or assume liability of customer-designed circuits derived from this description or depiction.

QST reserves the right to make changes to improve reliability, function or design. QST does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

U.S. Patents 4,441,072, 4,533,872, 4,569,742, 4,681,812, 4,847,584 and 6,529,114 apply to the technology described.

China Patents 201210563667.3, 201210563956.3, 201210563952.5, 201210563687.0, 201310403912.9, 201410027189.3, 201410027240.0, 201410027085.2 and 201410085278.3 apply to the technology described.

单击下面可查看定价,库存,交付和生命周期等信息

>>QST Corporation(矽容)