


| ID | R _{DS} (ON)(Typ) | VDSS |
|-----|---------------------------|------|
| 50A | 14mΩ | 60V |

Applications:

- Load Switch
- PWM Applications
- Power Managment

Features:

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability



Ordering Information

| Part Number | Package | Package Marking | | Qty. | |
|-------------|---------|-----------------|-----------|----------|--|
| RS60N50D | T0-252 | RS60N50D | Tape&reel | 2500 PCS | |

Absolute Maximun Ratings Tc= 25 ℃ unless otherwise specified

| Symbol | Parameter | RS60N50D | Units | |
|----------------|---|------------|--------------|--|
| VDSS | Drain-to-Source Voltage | 60 | V | |
| ID | Continuous Drain Current TC=25℃ | 50 | | |
| ID | Continuous Drain Current TC=100°C | 35 | А | |
| IDM | Pulsed Drain Current | 200 | | |
| PD | Power Dissipation | 89 | W | |
| VGS | Gate- to- Source Voltage | ±20 | V | |
| EAS | Single Pulse Avalanche Engergy L = 0.5mH,VDD = 30V, VG = 10V, Tj = 25℃ | 85 | mJ | |
| | Maximum Temperature for Soldering | 300 | | |
| TL TPKG | Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds | 260 | $^{\circ}$ C | |
| TJ and TSTG | Operating Junction and Storage Temperature Range | -55 to 150 | | |

^{*} Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the Absolute Maximum Ratings Table may cause permanent damage to the device.

1 / 9 Copyright Reasunos



Thermal Resistance

| Symbol | Parameter | RS60N50D | Units | Test Conditions | |
|--------|------------------|----------|-------|--|--|
| | | | | Drain lead soldered to water cooled | |
| RθJC | Junction-to-Case | 1.8 | | heatsink, PD adjusted for a peak | |
| | | | °C/W | junction temperature of + 1 5 0 $^{\circ}\mathrm{C}$ | |
| RθJA | Junction-to- | 40 | | 1 aubic fact chamban fue a sin | |
| KOJA | Ambient | 60 | | 1 cubic foot chamber,free air. | |

OFF Characteristics TJ= 25 [°]C unless otherwise specified

| Symbol | Parameter | | Тур. | Max. | Units | Test Conditions |
|--------|--|--|------|------|-------|----------------------|
| BVDSS | Drain- to- source Breakdown Voltage | | | | V | VGS=0V,ID=250μA |
| IDSS | Drain- to- Source Leakage Current | | | 1 | μΑ | VDS=60V,VGS=0V |
| | Gate- to- Source Forward Leakage | | | 100 | _ | VGS=20V ,VDS=0V |
| IGSS | Gate- to- Source Reverse Leakage | | | -100 | nA | VGS=-20V ,VDS=0 V |

ON Characteristics TJ=25 ℃ unless otherwise specified

| Symbol | Parameter | | Тур. | Max. | Units | Test Conditions |
|---------|--|-----|------|------|-------|----------------------|
| RDS(on) | Static Drain- to- Source On- Resistance | | 14 | 20 | mΩ | VGS=10V,ID=30A |
| | | | 17 | 25 | mΩ | VGS=4.5V,ID=30A |
| VGS(TH) | Gate Threshold Voltage | 1.2 | 1.6 | 2.5 | V | VGS=VDS,ID=250μ A |

Resistive Switching Characteristics Essentially independent of operating temperature

| Symbol | Parameter | | Тур. | Max. | Units | Test Conditions | |
|---------|----------------------|--|------|------|-------|-----------------|--|
| td(ON) | Turn- on Delay Time | | 7.4 | | | | |
| trise | Rise Time | | 5.1 | | C | VDS=30V RL=6.7Ω | |
| td(OFF) | Turn- OFF Delay Time | | 28.2 | | nS | RG=3Ω VGS=10V | |
| tfall | Fall Time | | 5.5 | | | | |



Dynamic Characteristics Essentially independent of operating temperature

| Symbol | Parameter | Min. | Тур. | Max. | Units | Test Conditions |
|--------|---------------------------------|------|------|------|-------|-----------------|
| Ciss | Input Capacitance | | 2050 | | | VGS= 0V |
| Coss | Output Capacitance | | 158 | | pF | VDS=30V |
| Crss | Reverse Transfer Capacitance | | 120 | | | f=1.0MHz |
| Qg | Total Gate Charge | | 50 | | | VDS= 30V |
| Qgs | Gate- to- Source Charge | | 6 | | nC | ID=20A |
| Qgd | Gate-to-Drain(" Miller") Charge | | 15 | | | VGS=10V |

Source-Drain Diode Characteristics

| Symbol | Parameter | Min. | Тур. | Max. | Units | Test Conditions | |
|--------|---------------------------|------|------|------|----------|-------------------------|--|
| IS | Continuous Source Current | | 1 | 50 | Α | Integral pn- diode | |
| ISM | Maximum Pulsed Current | | | 200 | Α | in MOSFET | |
| VSD | Diode Forward Voltage | | | 1.2 | \ | IS=20A,VGS=0V | |
| trr | Reverse Recovery Time | | 28 | | nS | VGS=0V | |
| Qrr | Reverse Recovery Charge | | 40 | | nC | IS=20A di/dt=100A/μs | |


Notes:

^{* 1.} Repetitive rating, pulse width limited by maximum junction temperature.


^{* 2.} Pulse Test: Pulse width ≤ 300µs, Duty Cycle ≤ 1%




Typical Feature Curve




Vds Drain-Source Voltage (V) Figure 1 Output Characteristics




TJ-Junction Temperature (℃) Figure 2 Rdson-Junction Temperature



Vgs Gate-Source Voltage (V) Figure 3 Transfer Characteristics






ID- Drain Current (A)
Figure 5 Rdson- Drain Current


1.0E+01 Reverse Drain Current (A) 1.0E+00 1.0E-01 1.0E-02 25℃ 1.0E-03 1.0E-04 1.0E-05 Is-0.0 0.2 0.4 0.6 8.0 1.0 Vsd Source-Drain Voltage (V)

Figure 6 Source- Drain Diode Forward


Copyright Reasunos









TJ-Junction Temperature (℃) Figure 8 VGS(th) vs Junction Temperature



Vds Drain-Source Voltage (V) Figure 9 Safe Operation Area



TJ-Junction Temperature (℃) Figure 10 VGS(th) vs Junction Temperature



Square Wave Pluse Duration (sec)
Figure 11 Normalized Maximum Transient Thermal Impedance



Test ircuits and Waveforms




Figure A.
Gate Charge Test Circuit

Figure B.
Gate Charge Waveform




Figure C.
Resistive Switching Test Circuit





Figure D.
Resistive Switching Waveforms




Test ircuits and Waveforms



 $\frac{di/dt = 100A/\mu A}{L_{rr}}$

Figure E.Diode Reverse Recovery Test Circuit

Figure F.Diode Reverse Recovery Waveform







Figure G.Unclamped Inductive Switching Test Circuit

Figure H.Unclamped Inductive Switching Waveforms

www.reasunos.com 7 / 9 Copyright Reasunos



Package outline drawing(TO-252 Unit: mm)



| 符号── | 尺寸 | | 符号 | 尺寸 | | 符号 | 尺寸 | |
|------|------|------|--------|--------|-----------|--------|------|------|
| 175 | Min | Max | 1 17 万 | Min | Max | 1 1915 | Min | Max |
| W | 6.50 | 6.70 | L1 | 0.80 | 1.20 | T1 | 0.48 | 0.58 |
| W1 | (4.5 | 572) | L2 | 0.60 | 0.60 1.00 | | 0.95 | 1.15 |
| W2 | 0.6 | 0.8 | L3 | 9.70 | 10.30 | ТЗ | 0.48 | 0.58 |
| W3 | 0.68 | 0.88 | L4 | 1.30 | 1.70 | T4 | 0.00 | 0.12 |
| W4 | (5 | .3) | L5 | (5.20) | | 0 | 0 | 8 |
| L | 6.00 | 6.20 | Т | 2.20 | 2.40 | | | |



Disclaimers:

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,
- c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

单击下面可查看定价,库存,交付和生命周期等信息

>>REASUNOS(瑞森)