


| ID | R _{DS} (ON)(Typ) | VDSS |
|----|---------------------------|------|
| 2A | 3.8Ω | 650V |

Applications:

- Switch Mode Power Supply(SMPS)
- Adapter & Charger
- AC-DC Switching Power Supply

Features:

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability



Ordering Information

| Part Number | Package | Marking | Packing | Qty. | |
|-------------|---------|---------|-----------|----------|--|
| RS2N65D | T0-252 | RS2N65D | Tape&reel | 2500 PCS | |

Absolute Maximun Ratings Tc= 25 ℃ unless otherwise specified

| Symbol | Parameter | RS2N65D | Units |
|----------------|---|------------|-------------------------|
| VDSS | Drain-to-Source Voltage | 650 | V |
| ID | Continuous Drain Current TC=25°C | 2 | |
| ID | Continuous Drain Current TC=100℃ | 1.45 | А |
| IDM | Pulsed Drain Current (Note*1) | 8 | |
| PD | Power Dissipation | 35 | W |
| VGS | Gate- to- Source Voltage | ±30 | V |
| EAS | Single Pulse Avalanche Engergy L = 30mH, IAS=2.52A,VDD = 145V, RG = 25 Ω | 68 | mJ |
| _, | Maximum Temperature for Soldering | 300 | |
| TL TPKG | Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds | 260 | $^{\circ}\! \mathbb{C}$ |
| TJ and TSTG | Operating Junction and Storage Temperature Range | -55 to 150 | |

^{*} Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.



Thermal Resistance

| Symbol | Parameter | RS2N65D | Units | Test Conditions | |
|--------|------------------|---------|-------|--|--|
| | | | | Drain lead soldered to water cooled | |
| RθJC | Junction-to-Case | 3.75 | | heatsink, PD adjusted for a peak | |
| | | | °C/W | junction temperature of + 1 5 0 $^{\circ}$ C | |
| DOTA | Junction-to- | 62 | | 1 aubic fact chamban fue a sin | |
| RθJA | Ambient | 02 | | 1 cubic foot chamber,free air. | |

OFF Characteristics TJ= 25 [°]C unless otherwise specified

| Symbol | Parameter | Min. | Тур. | Max. | Units | Test Conditions |
|--------|--|------|------|------|-------|----------------------|
| BVDSS | Drain- to- source Breakdown Voltage | | | | V | VGS=0V,ID=250μA |
| IDSS | Drain- to- Source Leakage Current | | | 1 | μΑ | VDS=650V,VGS=0 V |
| | Gate- to- Source Forward Leakage | | | 100 | | VGS=30V ,VDS=0V |
| IGSS | Gate- to- Source Reverse Leakage | | | -100 | nA | VGS=-30V ,VDS=0 V |

ON Characteristics TJ=25 °C unless otherwise specified

| Symbol | Parameter | | Тур. | Max. | Units | Test Conditions |
|---------|--|---|------|------|-------|----------------------|
| RDS(on) | Static Drain- to- Source On- Resistance(Note*2) | | 3.8 | 4.5 | Ω | VGS=10V,ID=1A |
| VGS(TH) | Gate Threshold Voltage | 2 | | 4 | V | VGS=VDS,ID=250μ A |

Resistive Switching Characteristics Essentially independent of operating temperature

| Symbol | Parameter | Min. | Тур. | Max. | Units | Test Conditions |
|---------|-------------------------|------|------|---------|-------|-----------------|
| td(ON) | Turn- on Delay Time | | 7.8 | | | |
| trise | Rise Time | | 6 | | 6 | VDS=325V ID=2A |
| td(OFF) | Turn- OFF Delay Time 30 | | nS | RG=9.1Ω | | |
| tfall | Fall Time | | 11 | | | |



Dynamic Characteristics Essentially independent of operating temperature

| Symbol | Parameter | Min. | Тур. | Max. | Units | Test Conditions |
|--------|---------------------------------|------|------|------|-------|-----------------|
| Ciss | Input Capacitance | | 290 | | | VGS=0V |
| Coss | Output Capacitance | | 31 | | pF | VDS=25V |
| Crss | Reverse Transfer Capacitance | | 6 | | | f=1.0MHz |
| Qg | Total Gate Charge | | 9 | | | VDS=325V |
| Qgs | gs Gate- to- Source Charge | | 1.5 | | nC | ID=2A |
| Qgd | Gate-to-Drain(" Miller") Charge | | 4 | | | VGS=10V |

Source-Drain Diode Characteristics

| Symbol | Parameter | Min. | Тур. | Max. | Units | Test Conditions | |
|--------|---------------------------|------|------|------|-------|-------------------------|--|
| IS | Continuous Source Current | | | 2 | Α | Integral pn- diode | |
| ISM | Maximum Pulsed Current | | 8 | | Α | in MOSFET | |
| VSD | Diode Forward Voltage | | | 1.5 | ٧ | IS=2A,VGS=0V | |
| trr | Reverse Recovery Time | | 425 | | nS | VGS=0V | |
| Qrr | Reverse Recovery Charge | | 1.2 | | μC | IS=2A,di/dt=100A/ μs | |

Notes:

^{* 1.} Repetitive rating, pulse width limited by maximum junction temperature.

^{* 2.} Pulse Test: Pulse width ≤ 300µs, Duty Cycle ≤ 1%



Typical Feature Curve




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power Dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5 Maximum Effective Thermal Impendance, Junction to Case







Figure 6 Maximum Peak Current Capability



Typical Transfer Characteristics





Figure 8 Typical Drain to Source ON Resistance vs Gate Voltage and Drain Current



Rds(on), Drain to Source ON Resistance, DUTY CYCLE=0.5%MAX VGS=10V ID=1A 2 1.75 Nomalized 1.5 1.25 1 0.75 0.5 -50 50 100 150 Tj. Junction temperature, C

PULSE DURATION = 10 ps

Figure 10 Typical Drian to Source on Resistance vs Junction Temperature

5/9 Copyright Reasunos www.reasunos.com

2.5

2.25






Figure 11 Typical Theshold Voltage vs Junction Temperature




Figure 12 Typical Breakdown Voltage vs Junction Temperature




Figure 13 Typical Capacitance vs Drain to Source Voltage





Figure 14 Typical Gate Charge vs Gate to Source Voltage






Figure 16 Unclamped Inductive Switching Capability



Test Circuits and Waveforms






Figure B: Resistive Switching Test Circuit and Waveform






Figure C: Unclamped Inductive Switching Test Circuit and Waveform



www.reasunos.com 7 / 9 Copyright Reasunos



Package outline drawing(TO-252 Unit: mm)



| 尺寸 | | 寸 | hh □. | 尺寸 | | <i>5</i> /7 口 | 尺寸 | |
|-----------|------|------|-------|-----------|-------|---------------|------|------|
| 付与 | Min | Max | 符号 | Min | Max | 符号 | Min | Max |
| W | 6.50 | 6.70 | L1 | 0.80 | 1.20 | T1 | 0.48 | 0.58 |
| W1 | (4.5 | 572) | L2 | 0.60 1.00 | | T2 | 0.95 | 1.15 |
| W2 | 0.6 | 0.8 | L3 | 9.70 | 10.30 | Т3 | 0.48 | 0.58 |
| W3 | 0.68 | 0.88 | L4 | 1.30 | 1.70 | T4 | 0.00 | 0.12 |
| W4 | (5 | .3) | L5 | (5.20) | | 0 | 0 | 8 |
| L | 6.00 | 6.20 | Т | 2.20 | 2.40 | | | |



Disclaimers:

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,
- c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

单击下面可查看定价,库存,交付和生命周期等信息

>>REASUNOS(瑞森)