

ID	R _{DS} (ON)(Typ)	VDSS	
7.6A	480mΩ	650V	


Applications:

- Switch Mode Power Supply(SMPS)
- Uninterruptible Power Supply (UPS)
- Power Factor Correction (PFC)
- AC-DC Switching Power Supply

Features:

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability
- Built-in ESD Diode

Ordering Information



Part Number	Package Marking		Packing	Qty.	
RSE65R550D	T0-252	RSE65R550D	Tape&reel	2500 PCS	

Absolute Maximun Ratings Tc= 25°C unless otherwise specified

Symbol	Parameter	RSE65R550D	Units	
VDSS	Drain-to-Source Voltage	650	V	
ID	Continuous Drain Current TC=25℃	7.6		
ID	Continuous Drain Current TC=100°C	4.8	A	
IDM	Pulsed Drain Current (Note*1)	23		
PD	Power Dissipation	70	W	
VGS	Gate- to- Source Voltage	±20	V	
EAS	Single Pulse Avalanche Engergy IAS=1.45A,VDD = 50V, RG = 25 Ω , TC=25 °C	91	mJ	
dv/dt	MOSFET dv/ dt ruggedness VDS = 0400V	50	V/ns	
dv/dt	Reverse diode dv/dt VDS = 0400V, Tj = 25℃, ISD≤ID	15	V/ns	
VESD(G-S)	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	2000	V	
TL TPKG	Maximum Temperature for Soldering Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	°C	
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	-	

* Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device. www.reasunos.com 1 / 9 Copyright Reasunos



Thermal Resistance

Symbol	Parameter	RSE65R550D	Units	Test Conditions
RÐJC	Junction-to-Case	1.79	°C/ W	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 1 5 0 $^\circ C$
RÐJA	Junction-to- Ambient	62.5		1 cubic foot chamber,free air.

OFF Characteristics TJ= 25° C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage	650			V	VGS=0V,ID=1mA
IDSS	Drain- to- Source Leakage Current			1	μA	VDS=650V,VGS=0 V
	Gate- to- Source Forward Leakage			1		VGS=20V,VDS=0V
IGSS	Gate- to- Source Reverse Leakage			-1	μA	VGS=-20V ,VDS=0 V

ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On- Resistance(Note*2)		480	550	mΩ	VGS=10V,ID=2.4A
VGS(TH)	Gate Threshold Voltage	2		4	V	VGS=VDS,ID=260µ A

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time		25			
trise	Rise Time		19		~6	VDS=325V
td(OFF)	Turn- OFF Delay Time		87		nS	ID=3.3A RG=25Ω
tfall	Fall Time		18			



	y independent of operating temperature
UVnamic (naracteristics Essentially	v independent of operating temperature
	y macpendent of operating temperature

Symbol	Parameter		Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		680			VGS=0V
Coss	Output Capacitance		19		pF	VDS=400V
Crss	Reverse Transfer Capacitance		2.9			f=1.0MHz
Qg	Total Gate Charge		16			VDS=520V
Qgs	Gate- to- Source Charge		3.1		nC	ID=3.3A
Qgd	Gate-to-Drain(" Miller") Charge		5.2			VGS=10V

Source- Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
IS	Continuous Source Current			7.6	А	Integral pn- diode	
ISM	Maximum Pulsed Current	num Pulsed Current		23	А	in MOSFET	
VSD	Diode Forward Voltage			1.3	V	IS=3.3A,VGS=0V	
trr	Reverse Recovery Time		250		nS	VR=400V	
Qrr	Reverse Recovery Charge		1.9		μC	IS=3.3A,di/dt=100 A/µs	

Notes:

* 1. Repetitive rating; pulse width limited by maximum junction temperature.

* 2. Pulse Test: Pulse width \leq 300µs, Duty Cycle \leq 2%



Typical Feature Curve




Figure 1. On Region Characteristics





Figure 3. On Resistance Variation vs Drain Current and Gate Voltage






Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 6. Gate Charge Characteristics

www.reasunos.com

Copyright Reasunos



200

150





Figure 9. Maximum Safe Operating Area






Figure 11. Transient Thermal Response Curve



Test Circuits and Waveforms




Fig 13. Resistive Switching Test Circuit & Waveforms





Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms





Test Circuits and Waveforms





Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



Package outline drawing(TO-252 Unit: mm)



符号	尺	寸	符号	F	रे	符号	尺寸	
17 4	Min	Max	47 L	Min	Max	47 A	Min	Max
W	6.50	6.70	L1	0.80	1.20	T1	0.48	0.58
W1	(4.5	572)	L2	0.60	0.60 1.00		0.95	1.15
W2	0.6	0.8	L3	9.70	10.30	Т3	0.48	0.58
W3	0.68	0.88	L4	1.30	1.70	T4	0.00	0.12
W4	(5	.3)	L5	(5.20)		0	0	8
L	6.00	6.20	Т	2.20	2.40			



Disclaimers:

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice .Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement,testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk,customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as cri- tical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,

c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.

2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

单击下面可查看定价,库存,交付和生命周期等信息

>>REASUNOS(瑞森)