


ID	R _{DS} (ON)(Typ)	VDSS
90A	3.7 m Ω	20V

Applications:

- Load Switch
- PWM Applications
- Power Managment

Features:

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability



Ordering Information

Part Number	Package	Marking	Packing	Qty.	
RS20N90D	T0-252	RS20N90D	Tape&reel	2500 PCS	

Absolute Maximun Ratings Tc= 25°C unless otherwise specified

Symbol	Parameter	RS20N90D	Units
VDSS	Drain-to-Source Voltage	20	V
ID	Continuous Drain Current TC=25℃	90	
ID	Continuous Drain Current TC=70℃	72	Α
IDM	Pulsed Drain Current	360	
PD	Power Dissipation	80	W
VGS	Gate- to- Source Voltage	±12	V
EAS	Single Pulse Avalanche Engergy L = 0.5mH, VDD = 10V, RG = 25 Ω , Tj = 25 $^{\circ}$ C	240	mJ
	Maximum Temperature for Soldering	300	
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds		${}^{\circ}\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!$
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

^{*} Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.



Thermal Resistance

Symbol	Parameter	RS20N90D	Units	Test Conditions
RÐJC	Junction-to-Case	2.1	°C/W	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 1 5 0 $^{\circ}$ C
RθJA	Junction-to- Ambient	62		1 cubic foot chamber,free air.

OFF Characteristics TJ= 25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage	20 \		VGS=0V,ID=250μ A		
IDSS	Drain- to- Source Leakage Current			1	μΑ	VDS=20V,VGS=0 V
ICCC	Gate- to- Source Forward Leakage	100		100	- A	VGS=12V ,VDS=0 V
IGSS	Gate- to- Source Reverse Leakage			-100	nA	VGS=-12V ,VDS= 0V

ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On- Resistance		3.7	5	mΩ	VGS=4.5V,ID=20
						A
			4.7	6	mΩ	VGS=2.5V,ID=15
						Α
VGS(TH	Gate Threshold Voltage	0.46	0.65	1.0	\/	VGS=VDS,ID=25
)				1.0	V	0μΑ

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter		Тур.	Max.	Units	Test Conditions	
td(ON)	Turn- on Delay Time		6.5				
trise	Rise Time		17		C	VDS=10V ID=2A RG=3Ω VGS=4.5V	
td(OFF)	Turn- OFF Delay Time		30		nS		
tfall	Fall Time		17				



Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
Ciss	Input Capacitance		4800			VGS=0V	
Coss	Output Capacitance		700		рF	VDS=10V	
Crss	Reverse Transfer Capacitance		350			f=1.0MHz	
Qg	Total Gate Charge		27			VDS=10V	
Qgs	Gate- to- Source Charge		7.0		nC	ID=20A	
Qgd	Gate-to-Drain(" Miller") Charge		6.5			VGS=4.5V	

Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
IS	Continuous Source Current			90	Α	Integral pn- diode
ISM	Maximum Pulsed Current			360	Α	in MOSFET
VSD	Diode Forward Voltage			1.2	V	IS=30A,VGS=0V
trr	Reverse Recovery Time		35		nS	VGS=0V
Qrr	Reverse Recovery Charge		15		nC	IS=30A,di/dt=100 A/μs

Notes:

^{* 1.} Repetitive rating, pulse width limited by maximum junction temperature.

^{* 2.} Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 1%



Typical Feature Curve




Figure 3 Rdson- Drain Current

10

8

6

4


2

0

Vgs Gate-Source Voltage (V)

V_{DS}=10V Ip=20A

20



Qg Gate Charge (nC) Figure 5 Gate Charge

40

60

80

Figure 6 Source- Drain Diode Forward

4/9 Copyright Reasunos www.reasunos.com

100






Figure 9 BV_{DSS} vs Junction Temperature

Figure 10 Current vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance



Test Circuits and Waveforms




Figure A.
Gate Charge Test Circuit

Figure B.
Gate Charge Waveform




Figure C.
Resistive Switching Test Circuit





Figure D.
Resistive Switching Waveforms



Test Circuits and Waveforms






Figure E.Diode Reverse Recovery Test Circuit




Figure G.Unclamped Inductive Switching Test Circuit

Figure F.Diode Reverse Recovery Waveform





Figure H.Unclamped Inductive Switching Waveforms



Package outline drawing(TO-252 Unit: mm)



符号	尺寸		符号	尺寸		符号	尺寸	
ी किस	Min	Max	1女子 	Min	Max	47 . 2	Min	Max
W	6.50	6.70	L1	0.80	1.20	T1	0.48	0.58
W1	(4.5	572) L2		0.60	1.00	T2	0.95	1.15
W2	0.6	0.8	L3	9.70	10.30	Т3	0.48	0.58
W3	0.68	0.88	L4	1.30	1.70	T4	0.00	0.12
W4	(5	.3)	L5	(5.20)		0	0	8
L	6.00	6.20	Т	2.20	2.40			



Disclaimers:

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

Life Support Policy:

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,
- c.whose failuer to when properly used in accordance with instructions for used provided in the laeling, can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

单击下面可查看定价,库存,交付和生命周期等信息

>>REASUNOS(瑞森)