


ID	R <sub>DS</sub> (ON)(Typ)	VDSS
200A	2.5mΩ	60V

## **Applications:**

- Load Switch
- PWM Applications
- Power Managment

#### **Features:**

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability



**Ordering Information** 

Part Number	Package	Marking	Packing	Qty.
RS60N200T	T0-220	RS60N200T	Tube	50 PCS

Absolute Maximun Ratings Tc= 25℃ unless otherwise specified

Symbol	Parameter	RS60N200T	Units
VDSS	Drain-to-Source Voltage	60	V
ID	Continuous Drain Current TC=25℃	200	
ID	Continuous Drain Current TC=100℃	125	Α
IDM	Pulsed Drain Current	600	
PD	Power Dissipation	260	W
VGS	Gate- to- Source Voltage	±20	V
EAS	Single Pulse Avalanche Engergy L = 0.5mH,VDD = 25V, VG = 10V, Tj = 25℃	500	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	${\mathbb C}$
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

<sup>\*</sup> Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.



#### **Thermal Resistance**

Symbol	Parameter	RS60N200T	Units	Test Conditions
RθJC	Junction-to-Case	0.48	°C/ <b>W</b>	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 1 5 0 $^{\circ}\mathrm{C}$
RθJA	Junction-to- Ambient	28		1 cubic foot chamber,free air.

## **OFF Characteristics** TJ= 25 <sup>°</sup>C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage	60			V	VGS=0V,ID=250μA
IDSS	Drain- to- Source Leakage Current			1.0	μΑ	VDS=60V,VGS=0V
IGSS	Gate- to- Source Forward Leakage			100	_	VGS=20V ,VDS=0V
	Gate- to- Source Reverse Leakage			-100	nA	VGS=-20V ,VDS=0 V

# ON Characteristics TJ=25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain- to- Source On- Resistance		2.5	3.2	mΩ	VGS=10V,ID=20A
VGS(TH)	Gate Threshold Voltage	2.0		4.0	>	VGS=VDS,ID=250µ A

# Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time		22.5			VDS=30V ID=25A
trise	Rise Time		6.7			
td(OFF)	Turn- OFF Delay Time		80.3		nS	RG=2Ω VGS=10V
tfall	Fall Time		26.9			VG3-10V



**Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance (10V)		4165			VGS= 0V
Coss	Output Capacitance (4.5V)		900		pF	VDS=25V
Crss	Reverse Transfer Capacitance		9.8			f=1.0MHz
Qg	Total Gate Charge		65			VDS=50V
Qgs	Gate- to- Source Charge		11.9		nC	ID=50A VGS=10V
Qgd	Gate-to-Drain(" Miller") Charge		9.8			

### **Source-Drain Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
IS	Continuous Source Current			200	Α	Integral pn- diode	
ISM	Maximum Pulsed Current			600	Α	in MOSFET	
VSD	Diode Forward Voltage			1.3	٧	IS=20A,VGS=0V	
trr	Reverse Recovery Time		58		nS	VGS=0V	
Qrr	Reverse Recovery Charge		63		nC	IS=25A di/dt=100A/μs	

### **Notes:**

### **Typical Feature Curve**




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics

<sup>\* 1.</sup> Repetitive rating, pulse width limited by maximum junction temperature.

<sup>\* 2.</sup> Pulse Test: Pulse width ≤ 300µs, Duty Cycle ≤ 1%






Figure 3. Capacitance Characteristics




Figure 5. Drain-Source on Resistance




Figure 7. Safe Operation Area




Figure 4. Gate Charge




Figure 6. Drain-Source on Resistance




Figure8. Drain-source breakdown voltage



#### **Test ircuits and Waveforms**




Figure A.
Gate Charge Test Circuit

Figure B.
Gate Charge Waveform




Figure C.
Resistive Switching Test Circuit





Figure D.
Resistive Switching Waveforms



#### **Test ircuits and Waveforms**



 $di/dt = 100A/\mu A$   $Q_{rr}$ 

Figure E.Diode Reverse Recovery Test Circuit

BV<sub>DSS</sub>

D.U.T.

Commutating Diode

V<sub>GS</sub>

V<sub>DD</sub>

Figure G.Unclamped Inductive Switching Test Circuit

Figure F.Diode Reverse Recovery Waveform





Figure H.Unclamped Inductive Switching Waveforms



# Package outline drawing(TO-220 Unit: mm)



Cumbal	Dimensions	In Millimeters	Dimension	s In Inches
Symbol	Min.	Max.	Min.	Max.
Α	4.400	4.600	0.173	0.181
A1	2.250	2.550	0.089	0.100
b	0.710	0.910	0.028	0.036
b1	1.170	1.370	0.046	0.054
С	0.330	0.650	0.013	0.026
c1	1.200	1.400	0.047	0.055
D	9.910	10.250	0.390	0.404
E	8.950	9.750	0.352	0.384
E1	12.650	13.050	0.498	0.514
е	2.540	TYP.	0.100	TYP.
e1	4.980	5.180	0.196	0.204
F	2.650	2.950	0.104	0.116
Н	7.900	8.100	0.311	0.319
h	0.000	0.300	0.000	0.012
L	12.900	13.400	0.508	0.528
L1	2.850	3.250	0.112	0.128
V	6.900	REF.	0.276	REF.
Ф	3.400	3.800	0.134	0.150



#### **Disclaimers:**

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights,nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

#### **Life Support Policy:**

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

#### As used herein:

- 1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,
- c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

# 单击下面可查看定价,库存,交付和生命周期等信息

>>REASUNOS(瑞森)