


ID	R <sub>DS</sub> (ON)(Typ)	VDSS
120A	3mΩ	30V

## **Applications:**

- Load Switch
- PWM Applications
- Power Managment

#### **Features:**

- Fast switching speed
- 100% avalanche tested
- Improved dv/dt capability



**Ordering Information** 

Part Number	Package	Marking	Packing	Qty.
RS30N120G	DFN5*6	RS30N120G	Tape&reel	5000 PCS

Absolute Maximun Ratings Tc= 25°C unless otherwise specified

Symbol	Parameter	RS30N120G	Units
VDSS	Drain-to-Source Voltage	30	V
ID	Continuous Drain Current TC=25℃	120	
ID	Continuous Drain Current TC=100℃	77.8	Α
IDM	Pulsed Drain Current (Note*1)	400	
PD	Power Dissipation	68	W
VGS	Gate- to- Source Voltage	±20	V
EAS	Single Pulse Avalanche Engergy L = 0.5mH, VDD = 15V, RG = 25 $\Omega$ ,TC=25 $^{\circ}$ C	350	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	$^{\circ}$
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

<sup>\*</sup> Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.



### **Thermal Resistance**

Symbol	Parameter	RS30N120G	Units	Test Conditions
RθJC	Junction-to-Case	1.83	°C/W	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of + 1 5 0 $^{\circ}\mathrm{C}$
RθJA	Junction-to- Ambient	50		1 cubic foot chamber,free air.

# **OFF Characteristics** TJ= $25^{\circ}$ C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain- to- source Breakdown Voltage	30			V	VGS=0V,ID=250μ A
IDSS	Drain- to- Source Leakage Current			1	μΑ	VDS=30V,VGS=0 V
ICCC	Gate- to- Source Forward Leakage			100	- A	VGS=20V ,VDS=0 V
IGSS	Gate- to- Source Reverse Leakage			-100	nA	VGS=-20V ,VDS= 0V

# ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
	、Static Drain- to- Source On-		3	4	mΩ	VGS=10V,ID=30A
RDS(on)	RDS(on) Resistance(Note*2)		4	6	mΩ	VGS=4.5V,ID=20 A
VGS(TH )	Gate Threshold Voltage	1		2	V	VGS=VDS,ID=25 0μA

# Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn- on Delay Time		11		nS	VDS=20V ID=20A RG=3Ω VGS=10V
trise	Rise Time		10			
td(OFF)	Turn- OFF Delay Time		35			
tfall	Fall Time		9			



**Dynamic Characteristics** Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	<b>Test Conditions</b>
Ciss	Input Capacitance		4000			VGS=0V
Coss	Output Capacitance		450		pF	VDS=25V
Crss	Reverse Transfer Capacitance		430			f=1MHz
Qg	Total Gate Charge		75			VDS=15V
Qgs	Gate- to- Source Charge		9		nC	ID=20A
Qgd	Gate-to-Drain(" Miller") Charge		18			VGS=10V


#### **Source-Drain Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
IS	Continuous Source Current			120	Α	Integral pn- diode
ISM	Maximum Pulsed Current			400	Α	in MOSFET
VSD	Diode Forward Voltage			1.2	V	IS=20A,VGS=0V
trr	Reverse Recovery Time		26		nS	IS=20A
Qrr	Reverse Recovery Charge		34		nC	di/dt=100A/μs

## Notes:

- \* 1. Repetitive rating, pulse width limited by maximum junction temperature.
- \* 2. Pulse Test: Pulse width ≤ 300µs, Duty Cycle ≤ 1%

## **Typical Feature Curve**



www.reasunos.com 3 / 9 Copyright Reasunos






Figure 3 Rdson-Drain Current

Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge

6000 5000 Ciss 4000 C Capacitance (pF) 3000 2000 1000 0 0 5 10 15 20 25 Vds Drain-Source Voltage (V)

Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area

4 / 9 Copyright Reasunos www.reasunos.com






Figure 9 BV<sub>DSS</sub> vs Junction Temperature Figure 10 V<sub>GS(th)</sub> vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance



### **Test ircuits and Waveforms**




Figure A.
Gate Charge Test Circuit

Figure B. Gate Charge Waveform




Figure C.
Resistive Switching Test Circuit




Figure D.
Resistive Switching Waveforms



### **Test Circuits and Waveforms**




Figure E.Diode Reverse Recovery Test Circuit




Figure F.Diode Reverse Recovery Waveform




Figure G.Unclamped Inductive Switching Test Circuit





Figure H.Unclamped Inductive Switching Waveforms



# Package outline drawing(DFN5\*6 Unit: mm)



D	Dimensions In Millimeterer						
Symbol	MIN	TYP	MAX				
Α	5.90	6.00	6.10				
a	3.91	4.01	4.11				
A2	5.70	5.75	5.80				
В	4.90	5.00	5.10				
b	3.37	3.47	3.57				
B1	4.80	4.90	5.00				
С	0.90	0.95	1.00				
L	0.35	0.40	0.45				
ι	0.06	0.13	0.20				
∟1	1.10		2-0				
l1	-	_	0.10				
L2	1.17	1.27	1.37				
L4	0.21	0.26	0.34				
L6	0.51	0.61	0.71				
L7	0.51	0.61	0.71				
Р	1.00	1.10	1.20				
θ	8*	10°	12°				
ф	1.10	1.20	1.30				



#### **Disclaimers:**

Reasunos Semiconductor Technology Co.Ltd (Reasunos) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology Co.Ltd warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contr- actual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology Co.Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology Co.Ltd does not warrant or convey any license eith- er expressed or implied under its patent rights, nor the rights of others. Reproduction of inform- ation in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology Co.Ltd for that product or service voids all exp- ress or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology Co.Ltd is not responsi- ble or liable for such statements.

#### **Life Support Policy:**

Reasunos Semiconductor Technology Co.Ltd's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology Co.Ltd.

#### As used herein:

- 1. Life support devices or systems are devices or systems which: a.are intended for surgical implant into the human body, b.support or sustain life,
- c.whose failuer to when properly used in accordance with instructions for used provided in the laeling, can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

# 单击下面可查看定价,库存,交付和生命周期等信息

>>REASUNOS(瑞森)