

### AT25QL321

32-Mbit, 1.7 V Minimum SPI Serial Flash Memory with Dual I/O, Quad I/O, and QPI Support

### **Features**

- Single 1.7 V 2.0 V Supply
- 32-Mbit Flash Memory
- Serial Peripheral Interface (SPI) and Quad Peripheral Interface (QPI) Compatible
  - · Supports SPI Modes 0 and 3
  - Supports Dual Output Read and Quad I/O Program and Read
  - · Quad enabled (factory default setting)
  - · Supports QPI Program and Read
  - 104 MHz Maximum Operating Frequency
  - Clock-to-Output (t<sub>V1</sub>) of 6 ns
  - Up tp 65 Mbytes/s continuous data transfer rate
- · Full Chip Erase
- Flexible, Optimized Erase Architecture for Code and Data Storage Applications
  - 0.6 ms Typical Page Program (256 bytes) Time
  - 60 ms Typical 4-kbyte Block Erase Time
  - 200 ms Typical 32-kbyte Block Erase Time
  - 300 ms Typical 64-kbyte Block Erase Time
- Hardware Controlled Locking of Protected Blocks via WP Pin
- 4-kbit secured One-Time Programmable Security Register
- Hardware Write Protection
- Serial Flash Discoverable Parameters (SFDP) Register
- Flexible Programming
  - Byte/Page Program (1 to 256 bytes)
  - Dual or Quad Input Byte/Page Program (1 to 256 bytes)
  - Accelerated programming mode through 9 V ACC pin
- Erase/Program Suspend and Resume
- JEDEC Standard Manufacturer and Device ID Read Methodology
- Low Power Dissipation
  - 2 μA Deep Power-Down Current (Typical)
  - 10 μA Standby current (Typical)
  - 5 mA Active Read Current (Typical)
- Endurance: 100,000 program/erase cycles (4-, 32-, or 64-kbyte blocks)
- Data Retention: 20 Years
- Industrial Temperature Range: -40 °C to +85 °C
- Industry Standard Green (Pb/Halide-free/RoHS Compliant) Package Options
  - 8-pad UDFN (6 x 5 x 0.6 mm)
  - 8-pad USON(3 x 4 x 0.55 mm)
  - 8-lead SOIC (208-mil)
  - 8-ball WLCSP



# **Contents**

Feat	ures		1
Figu	ires .		4
Tabl	es		6
1.	Produ	uct Overview	. 7
2.	Pinou	its and Pin Descriptions	. 8
3.	Block	C Diagram	11
4.	Memo	ory Array	12
5.	Devic	e Operation	13
	5.1	Standard SPI Operation	13
	5.2	Dual SPI Operation	
	5.3	Quad SPI Operation	
_	5.4	QPI Operation	
6.		Protection	
_	6.1	Write Protect Features	
7.	7.1	s Register	
	7.1	Write Enable Latch (WEL)	
	7.3	Status Register Protect (SRP1, SRP0)	
	7.4	Quad Enable (QE)	
	7.5	Erase/Program Suspend Status (SUS)	
8.		nands	
	8.1	Command Set Tables  Write Enable (06h)	
	8.2 8.3	Write Enable for Volatile Status Register (50h)	
	8.4	Write Disable (04h)	
	8.5	Read Status Register-1 (05h) and Read Status Register-2 (35h)	24
	8.6	Write Status Register (01h)	
	8.7 8.8	Write Status Register-2 (31h)	
	8.9	Fast Read (0Bh)	
	8.10	Fast Read in QPI Mode	
		- 1 (- )	
		Fast Read Quad Output (6Bh)	
		Fast Read Dual I/O (BBh)	
	8.15	Page Program (02h)	
	8.16	Quad Page Program (33h)	
	8.17	Block Erase (20h)	
	8.18	32-kB Block Erase (52h)	
	8.19 8.20	64-kB Block Erase (D8h)	
	8.21	Erase / Program Suspend (75h).	
	8.22	Erase / Program Resume (7Ah)	
	8.23	Deep Power Down (B9h)	46

	8 24	Release Deep Power Down / Device ID (ABh)	47
	8.25	Read Manufacturer / Device ID (90h)	
	8.26	Read Manufacturer / Device ID (92h) — Dual I/O	
	8.27	Read Manufacturer / Device ID Quad I/O (94h)	
	8.28	JEDEC ID (9Fh)	
	8.29	Enable QPI (38h)	
	8.30	Disable QPI (FFh)	
	8.31	Word Read Quad I/O (E7h)	
	8.32	Set Burst with Wrap (77h)	
	8.33	Burst Read with Wrap (0Ch)	
	8.34	Set Read Parameters (C0h)	
	8.35	Enable Reset (66h) and Reset (99h)	
	8.36	Read Serial Flash Discovery Parameter (5Ah)	
	8.37	Enter Secured OTP (B1h)	
	8.38	Exit Secured OTP (C1h)	
	8.39	Read Security Register (2Bh)	
	8.40	Write Security Register (2Fh)	
	8.41	4 kbit Secured OTP	
9.	Elect	rical Characteristics	70
	9.1	Absolute Maximum Ratings(1)	
	9.2	Operating Ranges	
	9.3	Endurance and Data Retention	
	9.4	Power-up Timing and Write Inhibit Threshold	
	9.5	Program Acceleration via ACC Pin	
	9.6	DC Electrical Characteristics	
	9.7	AC Measurement Conditions	
	9.8	AC Electrical Characteristics	
	9.9	Input Timing	
	9.10	Output Timing	
	9.11	Hold Timing	
10.		ring Information	
		aging Information	
11.			
		UDFN	
		USON	
		8- Ball WLCSP	
		8-Lead 208-mil JEDEC SOIC	
12.	Revis	sion History	81

# **Figures**

Figure 1. Package Types	8
Figure 2. AT25QL321 Block Diagram	
Figure 3. Memory Architecture Diagram	12
Figure 4. Write Enable Command for SPI Mode (left) and QPI Mode (right)	21
Figure 5. Write Enable for Volatile Status Register Command for SPI Mode (left) and QPI Mode (right)	22
Figure 6. Write Disable Command for SPI Mode (left) and QPI Mode (right)	23
Figure 7. Read Status Register Command (SPI Mode)	24
Figure 8. Read Status Register Command (QPI Mode)	24
Figure 9. Write Status Register Command (SPI Mode)	25
Figure 10. Write Status Register Command (QPI Mode)	25
Figure 11. Write Status Register-2 Command (SPI Mode)	26
Figure 12. Write Status Register-2 Command (QPI Mode)	26
Figure 13. Read Data Command	27
Figure 14. Fast Read Command (SPI Mode)	27
Figure 15. Fast Read command (QPI Mode, 80 MHz)	28
Figure 16. Fast Read command (QPI Mode, 104 MHz)	28
Figure 17. Fast Read Dual Output Command (SPI Mode)	29
Figure 18. Fast Read Quad Output Command (SPI Mode)	
Figure 19. Fast Read Dual I/O Command (initial command or previous M7-0≠ Axh)	
Figure 20. Fast Read Dual I/O Command (previous M7-0 = Axh)	
Figure 21. Fast Read Quad I/O Command (Initial command or previous M7-0 ≠ Axh, SPI mode)	
Figure 22. Fast Read Quad I/O Command (previous M7-0 = Axh, SPI mode)	
Figure 23. Fast Read Quad I/O Command (Initial command or previous M7-0 ≠ Axh, QPI mode, 80 MHz) .	
Figure 24. Fast Read Quad I/O Command (Initial command or previous M7-0≠Axh, QPI mode, 104 MHz) .	
Figure 25. Page Program Command (SPI Mode)	
Figure 26. Page Program Command (QPI Mode)	
Figure 27. Quad Page Program Command (SPI mode)	
Figure 28. Quad Page Program Command (QPI mode)	
Figure 29. Block Erase Command (SPI Mode)	
Figure 30. Block Erase Command (QPI Mode)	
Figure 31. 32-kB Block Erase Command (SPI Mode)	
Figure 32. 32-kB Block Erase Command (QPI Mode)	
Figure 33. 64 kB Block Erase Command (SPI Mode)	
Figure 34. 64 kB Block Erase Command (QPI Mode)	
Figure 35. Chip Erase Command for SPI Mode (left) and QPI Mode (right)	
Figure 36. Erase Suspend Command (SPI Mode left, QPI Mode right)	
Figure 37. Erase / Program Resume Command (SPI Mode left, QPI Mode right)	
Figure 38. Deep Power Down Command (SPI Mode)	
Figure 39. Deep Power Down Command (QPI Mode)	
Figure 40. Release Power Down Command (SPI Mode)	
Figure 41. Release Power Down Command (QPI Mode)	
Figure 42. Release Power Down / Device ID Command (SPI Mode)	
Figure 43. Read Manufacturer/ Device ID Command (SPI Mode)	
Figure 44. Read Manufacturer/ Device ID Command (QPI Mode)	
Figure 45. Read Dual Manufacturer/ Device ID Dual I/O Command (SPI Mode)	
Figure 46. Read Quad Manufacturer/ Device ID Quad I/O command (SPI Mode)	
r igui e ¬r . Neau JEDEO ID CUllillaliu (OF I WOUE)	52

### AT25QL321 Datasheet

Figure 48. Read JEDEC ID Command (QPI Mode)	52
Figure 49. Enable QPI Command (SPI Mode only)	53
Figure 50. Disable QPI Command for QPI Mode	53
Figure 51. Word Read Quad I/O Command (Initial command or previous set M7-0 ≠ Axh, SPI Mode)	54
Figure 52. Word Read Quad I/O command (Previous Command set M7-0= Axh, SPI Mode)	54
Figure 53. Set Burst with Wrap Command Sequence	56
Figure 54. Burst Read with Wrap command (QPI Mode, 80 MHz)	57
Figure 55. Burst Read with Wrap command (QPI Mode, 104 MHz)	57
Figure 56. Set Read Parameters command (QPI Mode)	58
Figure 57. Enable Reset and Reset Command (SPI Mode)	59
Figure 58. Enable Reset and Reset Command (QPI Mode)	59
Figure 59. Read SFDP Register Command	60
Figure 60. Enter Secured OTP Command for SPI Mode (left) and QPI Mode (right)	67
Figure 61. Exit Secured OTP command for SPI Mode (left) and QPI Mode (right)	67
Figure 62. Read Security Register command (SPI Mode)	68
Figure 63. Read Security Register command (QPI Mode)	68
Figure 64. Write Security Register Command for SPI Mode (left) and QPI Mode (right)	69
Figure 65. Power-up Timing and Voltage Levels	
Figure 66. ACC Program Acceleration Timing and Voltage Levels	71
Figure 67, AC Measurement I/O Waveform	73

# **Tables**

Table 1. Pin Descriptions	
Table 2. Status Register-1	
Table 3. Status Register-2	
Table 4. Encoding of the SRP[1:0] Bits in the Status Register	16
Table 5. Manufacturer and Device Identification	
Table 6. Command Set Table 1 (SPI command) 1	
Table 7. Command Set Table 2 (Dual SPI Command)	
Table 8. Command Set Table 3 (Quad SPI Command)	
Table 9. Command Set Table 4 (QPI command)	
Table 10. Set Burst with Wrap W6:W4 Encoding	
Table 11. Dummy Clock Encoding	
Table 12. Wrap Length Encoding	
Table 13. SFDP Signature and Headers	
Table 14. SFDP Parameters Table 1	61
Table 15. SFDP Parameters Table 2	66
Table 16. Security Register Definition	68
Table 17 Secured OTP Address Space	60

#### 1. **Product Overview**

The AT25QL321 is a serial interface Flash memory device designed for use in a wide variety of high-volume consumer based applications in which program code is shadowed from Flash memory into embedded or external RAM for execution. The flexible erase architecture of the AT25QL321 is ideal for data storage as well, eliminating the need for additional data storage devices.

The erase block sizes of the AT25QL321 have been optimized to meet the needs of today's code and data storage applications. By optimizing the size of the erase blocks, the memory space can be used much more efficiently. Because certain code modules and data storage segments must reside by themselves in their own erase regions, the wasted and unused memory space that occurs with large block erase Flash memory devices can be greatly reduced. This increased memory space efficiency allows additional code routines and data storage segments to be added while still maintaining the same overall device density.

SPI clock frequencies of up to 104 MHz\* are supported, allowing equivalent clock rates of 266 MHz for Dual Output and 532 MHz for Quad Output when using the QPI and Fast Read Dual/Quad I/O commands. The AT25QL321 array is organized into 16,384 programmable pages of 256 bytes each. Up to 256 bytes can be programmed at a time using the Page Program commands. Pages can be erased 4-kB Block, 32-kB Block, 64-kB Block or the entire chip.

The devices operate on a single 1.7 V to 1.95 V power supply with current consumption as low as 5 mA active and 2 µA for Deep Power Down. All devices offered in space-saving packages. The device supports JEDEC standard manufacturer and device identification with a 4-kbit Secured OTP.

The physical block size of this device is 8 Mbits.

\*Contact Renesas Electronics for availability of 133 MHz operating frequency.

### 2. **Pinouts and Pin Descriptions**

Figure 1 shows the available package types.




Figure 1. Package Types

During all operations, V<sub>CC</sub> must be held stable and within the specified valid range: V<sub>CC</sub> (min) to V<sub>CC</sub> (max). All of the input and output signals must be held high or low (according to voltages of VIH, VOH, VIL or VOL.

**Table 1. Pin Descriptions** 


Symbol	Name and Function	Asserted State	Туре
<del>cs</del>	CHIP SELECT When this input signal is high, the device is deselected and serial data output pins are at high impedance. Unless an internal program, erase or write status register cycle is in progress, the device needs to be in the standby power mode (this is not the deep power down mode). Driving Chip Select (CS) low enables the device, placing it in the active power mode. After power-up, a falling edge on Chip Select (CS) is required prior to the start of any command.  To ensure correct power-up sequencing, it is recommended to add a 10k Ohm pull-up	Low	Input
	resistor from $\overline{CS}$ to $V_{CC}$ . This ensures $\overline{CS}$ ramps together with $V_{CC}$ during power-up.		
SCK	This input signal provides the timing for the serial interface. Commands, addresses, or data present at serial data input are latched on the rising edge of Serial Clock (SCK). Data are shifted out on the falling edge of the Serial Clock (SCK).	-	Input
SI (I/O <sub>0</sub> )	SERIAL INPUT The SI pin is used to shift data into the device. The SI pin is used for all data input including command and address sequences. Data on the SI pin is always latched in on the rising edge of SCK.  With the Dual-Output and Quad-Output Read commands, the SI Pin becomes an output pin (I/O <sub>0</sub> ) in conjunction with other pins to allow two or four bits of data on (I/O <sub>3-0</sub> ) to be clocked in on every falling edge of SCK.  To maintain consistency with the SPI nomenclature, the SI (I/O <sub>0</sub> ) pin is referenced as the SI pin unless specifically addressing the Dual-I/O and Quad-I/O modes in which case it is referenced as $I/O_0$ .  Data present on the SI pin is ignored whenever the device is deselected ( $\overline{\text{CS}}$ is deasserted).	-	Input/Output
SO (I/O <sub>1</sub> )	SERIAL OUTPUT  The SO pin is used to shift data out from the device. Data on the SO pin is always clocked out on the falling edge of SCK.  With the Dual-Output Read commands, the SO Pin remains an output pin (I/O0) in conjunction with other pins to allow two bits of data on (I/O $_{1-0}$ ) to be clocked in on every falling edge of SCK  To maintain consistency with the SPI nomenclature, the SO (I/O $_{1}$ ) pin is referenced as the SO pin unless specifically addressing the Dual-I/O modes in which case it is referenced as I/O $_{1}$ . The SO pin is in a high-impedance state whenever the device is deselected ( $\overline{\text{CS}}$ is deasserted).	-	Input/Output
WP (I/O <sub>2</sub> )	WRITE PROTECT / IO <sub>2</sub> This pin is used either for write-protection, in which case it is referred to as WP, or as one of the quad-SPI I/O pins, in which case it is referred to as IO <sub>2</sub> .  When the Quad Enable (QE) bit of Status Register 2 is 0, and the SRP1 and SRP0 bits are 0 and 1, respectively, the pin can be used for write-protection. It then can be asserted (driven low) to protect the Status Registers from modification.  When the QE bit of Status Register 2 is 1, quad-SPI communication is enabled, and the pin is used as I/O pin IO <sub>2</sub> in any command that makes use of quad-SPI. In this setting, do not use the pin for write-protection.  The WP pin does not have an internal pull-up; thus it must be either driven or, if not used, pulled-up with an external resistor to Vcc.	-	Input/Output

**Table 1. Pin Descriptions (Continued)** 

Symbol	Name and Function	Asserted State	Туре
	ACCELERATED PROGRAMMING		
	The device offers accelerated program operations through the ACC function. This function is primarily intended to allow faster manufacturing throughput at the factory.		
ACC	If the system asserts $V_{HH}$ on this pin, the device uses the higher voltage on the pin to reduce the time required for program operations. Removing $V_{HH}$ from the ACC pin returns the device to normal operation.		
	Note that the ACC pin must not be at $V_{HH}$ for operations other than accelerated programming, or device damage results. Also, the ACC pin must not be left floating or unconnected; inconsistent behavior of the device results. The ACC function is only available during standard SPI Mode.		
	HOLD / IO <sub>3</sub>		
HOLD (I/O <sub>3</sub> )	This pin is used either for pausing communication, in which case it is referred to as HOLD, or as one of the quad-SPI I/O pins, in which case it is referred to as IO <sub>3</sub> . When the Quad Enable (QE) bit of Status Register 2 is 0, this pin is used as a HOLD pin. When the QE bit of Status Register 2 is 1, quad-SPI communication is enabled, and the pin is used as I/O pin IO <sub>3</sub> in any command that makes use of quad-SPI. In this setting, do not use the pin for pausing communication.  The HOLD pin is used to pause a SPI sequence without resetting the clocking sequence. To enable the HOLD mode, CS must be low. The HOLD mode effect is on with the falling edge of the HOLD signal with SCK being low. The HOLD mode ends on the rising edge of the HOLD signal with SCK being low.  The HOLD pin does not have internal pull-up. It must either be driven or, if not used, pulled up with an external resistor to Vcc.	-	Input/Outpu
V <sub>CC</sub>	<b>DEVICE POWER SUPPLY:</b> $V_{CC}$ is the supply voltage. It is the single voltage used for all device functions including read, program, and erase. The $V_{CC}$ pin is used to supply the source voltage to the device. Operations at invalid $V_{CC}$ voltages produce spurious results; do not attempt them.	-	Power
GND	<b>GROUND:</b> V <sub>SS</sub> is the reference for the V <sub>CC</sub> supply voltage. The ground reference for the power supply. Connect GND to the system ground.	-	Power

# 3. Block Diagram

Figure 2 shows a block diagram of the AT25QL321 serial Flash.



Note: I/O<sub>3-0</sub> pin naming convention is used for Dual-I/O and Quad-I/O commands.

Figure 2. AT25QL321 Block Diagram

### **Memory Array** 4.

To provide the greatest flexibility, the memory array of the AT25QL321 can be erased in four levels of granularity including a full chip erase. The size of the erase blocks is optimized for both code and data storage applications, allowing both code and data segments to reside in their own erase regions. The Memory Architecture Diagram illustrates the breakdown of each erase level.

	Block	Erase Detail	Page Program Detail		
64 kB	32 kB	4 kB	Block Address Range	1-256 Byte	Page Address Range
		4 kB 4 kB	3FF000h - 3FFFFFh 3FE000h - 3FEFFFh	256 Bytes	3FFF00h - 3FFFFFh
		4 kB	3FD000h - 3FDFFFh	256 Bytes	3FFE00h - 3FFEFFh
		4 kB	3FC000h - 3FCFFFh	256 Bytes	3FFD00h - 3FFDFFh 3FFC00h - 3FFCFFh
	32 kB	4 kB	3FB000h - 3FBFFFh	256 Bytes 256 Bytes	3FFB00h - 3FFBFFh
		4 kB	3FA000h - 3FAFFFh	256 Bytes	3FFA00h - 3FFAFFh
		4 kB	3F9000h - 3F9FFFh	256 Bytes	3FF900h - 3FF9FFh
0415		4 kB	3F8000h - 3F8FFFh	256 Bytes	3FF800h - 3FF8FFh
64 kB Sector 63		4 kB	3F7000h - 3F7FFFh	256 Bytes	3FF700h - 3FF7FFh
Sector 63		4 kB	3F6000h - 3F6FFFh	256 Bytes	3FF600h - 3FF6FFh
		4 kB	3F5000h - 3F5FFFh	256 Bytes	3FF500h - 3FF5FFh
	00.1-0	4 kB	3F4000h - 3F4FFFh	256 Bytes	3FF400h - 3FF4FFh
	32 kB	4 kB	3F3000h - 3F3FFFh	256 Bytes	3FF300h - 3FF3FFh
		4 kB	3F2000h - 3F2FFFh	256 Bytes	3FF200h - 3FF2FFh
		4 kB	3F1000h - 3F1FFFh	256 Bytes	3FF100h - 3FF1FFh
		4 kB	3F0000h - 3F0FFFh	256 Bytes	3FF000h - 3FF0FFh
		4 kB	3EF000h - 3EFFFFh	256 Bytes	3FEF00h - 3FEFFFh
		4 kB	3EE000h - 3EEFFFh	256 Bytes	3FEE00h - 3FEEFFh
	32 kB	4 kB	3ED000h - 3EDFFFh	256 Bytes	3FED00h - 3FEDFFh
		4 kB	3EC000h - 3ECFFFh	256 Bytes	3FEC00h - 3FECFFh
		4 kB	3EB000h - 3EBFFFh	256 Bytes	3FEB00h - 3FEBFFh
		4 kB	3EA000h - 3EAFFFh	256 Bytes	3FEAOOh - 3FEAFFh
		4 kB	3E9000h - 3E9FFFh	256 Bytes	3FE900h - 3FE9FFh
64 kB		4 kB	3E8000h - 3E8FFFh	256 Bytes	3FE800h - 3FE8FFh
Sector 62		4 kB	3E7000h - 3E7FFFh	, in the second	1
000101 02		4 kB	3E6000h - 3E6FFFh		:
		4 kB	3E5000h - 3E5FFFh	'	
		4 kB	3E4000h - 3E4FFFh	256 Bytes	001700h - 0017FFh
		4 kB	3E3000h - 3E3FFFh	256 Bytes	001600h - 0016FFh
		4 kB	3E2000h - 3E2FFFh	256 Bytes	001500h - 0015FFh
		4 kB	3E1000h - 3E1FFFh	256 Bytes	001400h - 0014FFh
		4 kB	3E0000h - 3E0FFFh	256 Bytes	001300h - 0013FFh
			1 .	256 Bytes	001200h - 0012FFh
:	:	:	:	256 Bytes	001100h - 0011FFh
				256 Bytes	001000h - 0010FFh
		4 kB	00F000h - 00FFFFh	256 Bytes	000F00h - 000FFFh
		4 kB	00E000h - 00EFFFh	256 Bytes	000E00h - 000EFFh
		4 kB	00D000h - 00DFFFh	256 Bytes	000D00h - 000DFFh
	32 kB	4 kB	00C000h - 00CFFFh	256 Bytes	000C00h - 000CFFh
		4 kB	00B000h - 00BFFFh	256 Bytes	000B00h - 000BFFh
		4 kB	00A000h - 00AFFFh	256 Bytes	000A00h - 000AFFh
		4 kB	009000h - 009FFFh	256 Bytes	000900h - 0009FFh
64 kB		4 kB	008000h - 008FFFh	256 Bytes	000800h - 0008FFh
Sector 0		4 kB	007000h - 007FFFh	256 Bytes	000700h - 0007FFh
		4 kB	006000h - 006FFFh	256 Bytes	000600h - 0006FFh
		4 kB	005000h - 005FFFh	256 Bytes	000500h - 0005FFh
	32 kB	4 kB	004000h - 004FFFh	256 Bytes	000400h - 0004FFh
		4 kB	003000h - 003FFFh	256 Bytes	000300h - 0003FFh
		4 kB	002000h - 002FFFh	256 Bytes	000200h - 0002FFh
		4 kB	001000h - 001FFFh	256 Bytes	000100h - 0001FFh
		4 kB	000000h - 000FFFh	256 Bytes	000000h - 0000FFh

Figure 3. Memory Architecture Diagram

### 5. **Device Operation**

### 5.1 Standard SPI Operation

The AT25QL321 features a serial peripheral interface on four signals: Serial Clock (SCK). Chip Select (CS), Serial Data Input (SI) and Serial Data Output (SO). Standard SPI commands use the SI input pin to serially write commands, addresses or data to the device on the rising edge of SCK. The SO output pin is used to read data or status from the device on the falling edge of SCK.

SPI bus operation Modes 0 (0, 0) and 3 (1, 1) are supported. The primary difference between Mode 0 and Mode 3 concerns the normal state of the SCK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0 the SCK signal is normally low on the falling and rising edges of CS. For Mode 3 the SCK signal is normally high on the falling and rising edges of CS.

### 5.2 **Dual SPI Operation**

The AT25QL321 supports Dual SPI operation. This command allows data to be transferred to or from the device at two times the rate of the standard SPI. The Dual Read command is ideal for guickly downloading code to RAM upon power-up (code-shadowing) or for executing non-speed- critical code directly from the SPI bus (XIP). When using Dual SPI commands the SI and SO pins become bidirectional I/0 pins; IO<sub>0</sub> and IO<sub>1</sub>.

#### 5.3 **Quad SPI Operation**

The AT25QL321 supports Quad SPI operation. This command allows data to be transferred to or from the device at four times the rate of the standard SPI. The Quad Read command offers a significant improvement in continuous and random access transfer rates allowing fast code- shadowing to RAM or execution directly from the SPI bus (XIP). When using Quad SPI command the SI and SO pins become bidirectional IO<sub>0</sub> and IO<sub>1</sub>, and the WP and HOLD pins become IO2 and IO3 respectively. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set (factory default).

### 5.4 **QPI Operation**

The AT25QL321 supports Quad Peripheral Interface (QPI) operation when the device is switched from Standard/Dual/ Quad SPI mode to QPI mode. To switch to QPI mode, the following two events must occur in order:

- 1. Ensure the non-volatile Quad Enable bit (QE) in Status Register-2 is set (factory default).
- 2. Execute the Enable QPI (38h) command.

When using QPI commands, the SI and SO pins become bidirectional  $IO_0$  and  $IO_1$ , and the  $\overline{WP}$  and  $\overline{HOLD}$  pins become IO<sub>2</sub> and IO<sub>3</sub> respectively.

The typical SPI protocol requires that the byte-long command code being shifted into the device only via SI pin in eight serial clocks. The QPI mode utilizes all four IO pins to input the command code, thus only two serial clocks are required. This can significantly reduce the SPI command overhead and improve system performance in an XIP environment. Standard/ Dual/ Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given time. The Enable QPI (38h) and Disable QPI (FFh) commands are used to switch between these two modes. Upon power-up or after software reset using the Reset (99h) command, the default state of the device is Standard/Dual/Quad SPI mode.



#### 6. Write Protection

To protect inadvertent writes by the possible noise, several means of protection are applied to the Flash memory.

#### 6.1 Write Protect Features

- While Power-on reset, all operations are disabled and no command is recognized.
- An internal time delay of t<sub>PUW</sub> can protect the data against inadvertent changes while the power supply is outside the operating specification. This includes the Write Enable, Page program, Block Erase, Chip Erase, Write Security Register and the Write Status Register commands.
- For data changes, Write Enable command must be issued to set the Write Enable Latch (WEL) bit to "0". Power-up, Completion of Write Disable, Write Status Register, Page program, Block Erase and Chip Erase are subjected to this condition.
- Write Protect (WP) pin can control to change the Status Register under hardware control.
- The Deep Power Down mode provides extra protection from unexpected data changes as all commands are ignored under this status except for Release Deep Power Down command.

### 7. **Status Register**

The Read Status Register command can be used to provide status on the availability of the Flash memory array, if the device is write enabled or disabled the state of write protection and the Quad SPI setting. The Write Status Register command can be used to configure the devices writes protection features and Quad SPI setting. Write access to the Status Register is controlled by in some cases of the WP pin.

Table 2. Status Register-1

<b>S</b> 7	S6	S5	S4	S3	S2	S1	S0
SRP	(R)	(R)	(R)	(R)	(R)0	WEL	BUSY
Status Register Protect 0 (Non- Volatile)	Reserved	Reserved	Reserved	Reserved	Reserved	Write Enable Latch	Erase or Write in Progress

Table 3. Status Register-2

S15	S14	S13	S12	S11	S10	S9	S8
SUS	(R)	(R)	(R)	(R)	(R)	QE	SRP1
Suspend Status	Reserved	Reserved	Reserved	Reserved	Reserved	Quad Enable (Non- Volatile) factory default = 1	Status Register Protect 1 (Non- Volatile)

### 7.1 Busy

BUSY is a read-only bit in the Status register (S0) that hardware sets to 1 whenever the device is executing a Page Program, Erase, Write Status Register or Write Security Register command. During this time the device ignores further commands, except for the Read Status Register and Erase / Program Suspend command (see tw, t<sub>PP</sub>, t<sub>SE</sub>, t<sub>BE1</sub>, t<sub>BE2</sub>, and t<sub>CE</sub> in Section 9.8, AC Electrical Characteristics). When the Program, Erase, Write Status Register or Write Security Register command has completed, hardware clears the BUSY bit to 0, indicating the device is ready for further commands.

### 7.2 Write Enable Latch (WEL)

The Write Enable Latch (WEL) is a read-only bit in the Status register (S1) that hardware sets to 1 after executing a Write Enable (06h) command. Hardware clears the WEL bit when the device is write disabled. A write disable state occurs upon power-up or after any of the following commands: Write Disable, Page Program, Erase, and Write Status Register.

### 7.3 Status Register Protect (SRP1, SRP0)

The Status Register Protect bits (SRP1 and SRP0) are non-volatile read/write bits in the Status register (S8 and S7). The SRP bits control the method of write protection. These include software protection, hardware protection, power supply lock-down or one time programmable (OTP) protection.

Table 4. Encoding of the SRP[1:0] Bits in the Status Register

SRP1	SRP0	WP	Status Register	Description		
0	0	Х	Software Protected	The register can be written to after a Write Enable command, WEL = 1. [Factory Default]		
0	1	0	Hardware Protected	When WP pin is low the Status Register locked and can not be written to.		
0	1	1	Hardware Unprotected	When $\overline{\text{WP}}$ pin is high the Status register is unlocked and can be written to after a Write Enable command, WEL=1.		
1	0	Х	Power Supply Lock-Down	Status Register is protected and cannot be written to again until the next power down, power-up cycle <sup>(1)</sup>		
1	1	Х	One-Time Program	Status Register is permanently protected and cannot be written to.		

Note: When SRP1, SRP0 = (1,0), a power down, power-up cycle changes SRP1, SRP0 = (0,0).

### 7.4 Quad Enable (QE)

The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that allows Quad operation. When the QE bit is set to a 0 state, the WP pin and HOLD are enabled. When the QE pin is set to a 1 (factory default), the Quad  $IO_2$  and  $IO_3$  pins are enabled. WARNING: Ensure the QE bit = 0 during standard SPI or Dual SPI operation if the WP or HOLD pins are tied directly to the power supply or ground.

### 7.5 **Erase/Program Suspend Status (SUS)**

The Suspend Status bit (SUS) is a read only bit in the status register (S15) that is set to 1 after executing an Erase/Program Suspend (75h) command. The SUS status bit is cleared to 0 by Erase/Program Resume (7Ah) command as well as a power down, power-up cycle.

#### 8. Commands

The SPI command set of the AT25QL321 consists of thirty eight basic commands and the QPI command set of the AT25QL321 consists of thirty-one basic commands that are fully controlled through the SPI bus (see Command Set Table 5 and Table 6). Commands are initiated with the falling edge of Chip Select (CS). The first byte of data clocked into the input pins (SI or IO [3:0]) provides the command code. Data on the SI input is sampled on the rising edge of clock with most significant bit (MSB) first.

Commands are completed with the rising edge of edge CS. Clock relative timing diagrams for each command are included in Figure 4 through Figure 64. All read commands can be completed after any clocked bit. However, all commands that Write, Program or Erase must complete on a byte (CS driven high after a full 8-bit have been clocked) otherwise the command needs to be terminated. This feature further protects the device from inadvertent writes. Additionally, while the memory is being programmed or erased, or when the Status Register is being written, all commands except for Read Register are ignored until the program or erase cycle has completed.

Table 5. Manufacturer and Device Identification

		ID code	Command
Manufacturer ID	Renesas Electronics	1Fh	90h, 92h, 94h, 9Fh
Device ID	AT25QL321	15h	90h, 92h, 94h, ABh
Memory Type ID	SPI / QPI	42h	9Fh
Capacity Type ID	32M	16h	9Fh

### 8.1 Command Set Tables

Table 6. Command Set Table 1 (SPI command) 1

Command Name	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5
(Clock Number)	(0 – 7)	(8 - 15)	(16 - 23)	(24 - 31)	(32 - 39)	(40 - 47)
Write Enable	06h				'	1
Write Enable For Volatile Status Register	50h					
Write Disable	04h					
Read Status Register-1	05h	(SR7-SR0) <sup>2</sup>				
Read Status Register-2	35h	(SR15-SR8) <sup>2</sup>				
Write Status Register-1	01h	(SR7-SR0)	(SR15-SR8)			
Write Status Register-2	31h	(SR15-SR8)				
Read Data	03h	A23-A16	A15-A8	A7-A0	(D7-D0)	
Fast Read Data	0Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)
Page Program	02h	A23-A16	A15-A8	A7-A0	(D7-D0) <sup>3</sup>	
Enable QPI	38h			1		
Block Erase (4-kB)	20h	A23-A16	A15-A8	A7-A0		
Block Erase (32-kB)	52h	A23-A16	A15-A8	A7-A0		
Block Erase(64-kB)	D8h	A23-A16	A15-A8	A7-A0		
Chip Erase	60h/C7h			1		
Erase/Program Suspend	75h					
Erase/Program Resume	7Ah					
Deep Power Down	B9h					
Release Deep Power down/ Device ID <sup>4</sup>	ABh	dummy	dummy	dummy	(ID7-ID0) <sup>2</sup>	
Read Manufacturer/ Device ID <sup>4</sup>	90h	00h	00h	00h or 01h	(MID7- MID0)	(DID7-DID0)
Read JEDEC ID	9Fh	(MID7-MID0) Manufacturer	(D7-D0) Memory Type	(D7-D0) Capacity Type	·	
Reset Enable	66h					
Reset	99h					
Enter Secured OTP	B1h					
Exit Secured OTP	C1h					
Read Security Register	2Bh	(SC7-SC0) 10				
Write Security Register	2Fh					
Read Serial Flash Discovery Parameter	5Ah	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)

Table 7. Command Set Table 2 (Dual SPI Command)

Command Name	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5
(Clock Number)	(0 – 7)	(8 - 15)	(16 - 23)	(24 - 31)	(32 - 39)	(40 - 47)
Fast Read Dual Output	3Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) <sup>6</sup>
Fast Read Dual I/O	BBh	A23-A8 <sup>5</sup>	A7-A0, M7-M0 <sup>3</sup>	(D7-D0,) <sup>6</sup>		
Read Dual Manufacturer/ Device ID <sup>4</sup>	92h	0000h	(00h, xxxx) or (01h, xxxx)	(MID7-MID0) (DID7-DID0) <sup>6</sup>		

Table 8. Command Set Table 3 (Quad SPI Command)

Command Name	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	
(Clock Number)	(0 – 7)	(8 - 15)	(16 - 23)	(24 - 31)	(32 - 39)	(40 - 47)	
Fast Read Quad Output	6Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) <sup>8</sup>	
Fast Read Quad I/O	EBh	A23-A0, M7-M0 <sup>7</sup>	(xxx, D7-D0,) <sup>9</sup>	(D7-D0,) <sup>8</sup>		I	
Quad Page Program	33h	A23-A0 (D7-D0,) <sup>8</sup>					
Read Quad Manufacturer /Device ID <sup>4</sup>	94h	(00_0000h, xx) or (00_0001h, xx)	(xxxx,MID7-MID0) (xxxx,DID7-DID0) <sup>9</sup>				
Word Read Quad I/O E7h A		A23-A0, M7-M0 <sup>7</sup>	(xx, D7-D0)	(D7-D0) <sup>8</sup>			
Set Burst with Wrap	77h	xxxxxx, W6-W4 <sup>7</sup>					

Table 9. Command Set Table 4 (QPI command)

Command	d Name	Byte	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
(Clock Nu	mber)	(0 – 1)	(2 - 3)	(4 - 5)	(6 - 7)	(8 - 9)	(10 - 11)	(12 -	(14 -	(16 -
Write Enabl	le	06h	,					1		
Write Enabl Status Regi	le for Volatile ister	50h								
Write Disab	le	04h								
Read Status Register-1		05h	(SR7-SR0) <sup>2</sup>							
Read Status	s Register-2	35h	(SR15-SR8) <sup>2</sup>							
Write Status	s Register-1 <sup>5</sup>	01h	(SR7-SR0)	(SR15- SR8)						
Write Status	s Register-2	31h	(SR15-SR8)							
Fast Read	>80 MHz	ODL	A23-A16	A15-A8	A7-A0	dummy	dummy	(D7-D0)		
Data	>104 MHz	0Bh	A23-A16	A15-A8	A7-A0	dummy	dummy	dummy	(D7-D0)	
Page Progr	am	02h	A23-A16	A15-A8	A7-A0	(D7-D0) <sup>3</sup>				
Block Erase	e(4-kB)	20h	A23-A16	A15-A8	A7-A0					
Block Erase	e(32-kB)	52h	A23-A16	A15-A8	A7-A0					
Block Erase	e(64-kB)	D8h	A23-A16	A15-A8	A7-A0					
Chip Erase		60h/C								
Erase/Prog	ram Suspend	75h								
Erase/Prog	ram Resume	7Ah								
Deep Powe	er Down	B9h								
Release De	ep Power	ABh								
Read Manu Device ID <sup>4</sup>		90h	00h	00h	00h or 01h	(MID7- MID0)	(DID7- DID0)			
Read JEDEC ID <sup>4</sup>		9Fh	(MID7-MID0) Manufacturer	(D7-D0) Memory Type	(D7-D0) Capacity Type					
Enter Security E		B1h								
Exit Securit	у	C1h								
Read Secur	rity Register	2Bh	(SC7-SC0) 10							

### Table 9. Command Set Table 4 (QPI command) (Continued)

Command	d Name	Byte	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
(Clock Number)		(0 – 1)	(2 - 3)	(4 - 5)	(6 - 7)	(8 - 9)	(10 - 11)	(12 -	(14 -	(16 -
Write Security Register		2Fh						•		
Fast Read	>80 MHz	EBh	A23-A16	A15-A8	A7-A0	(M7-M0)	dummy	(D7-D0)		
Quad I/O	>104 MHz		A23-A16	A15-A8	A7-A0	(M7-M0)	dummy	dummy	(D7-D0)	
Reset Enab	Reset Enable									
Reset		99h								
Disable QP	I	FFh								
Burst	>80 MHz	- 0Ch	A23-A16	A15-A8	A7-A0	dummy	dummy	(D7-D0)		
Read with	>104 MHz		A23-A16	A15-A8	A7-A0	dummy	dummy	dummy	(D7-D0)	
Set Read P	Set Read Parameter		P7-P0							
Quad Page Program		33h	A23-A16	A15-A8	A7-A0	(D7-D0)				

### Notes:

- Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis "()" indicate data being read from the device on the IO pin.
- 2. SR = status register, The Status Register contents and Device ID are repeated continuously until CS terminates the command.
- At least one byte of data input is required for Page Program, Quad Page Program and Program Security Register, up to 256 bytes of data input. If more than 256 bytes of data are sent to the device, the addressing wraps to the beginning of the page and overwrite previously sent data.
- 4. See Manufacturer and Device Identification table for Device ID information.
- 5. Dual Input Address

 $IO_0 = A22, A20, A18, A16, A14, A12, A10, A8, A6, A4, A2, A0, M6, M4, M2, M0$ IO<sub>1</sub> = A23, A21, A19, A17, A15, A13, A11, A9, A7, A5, A3, A1, M7, M5, M3, M1

6. Dual Output data

 $IO_0 = (D6, D4, D2, D0)$  $IO_1 = (D7, D5, D3, D1)$ 

7. Quad Input Address

Set Burst with Wrap Input  $IO_0$  = A20, A16, A12, A8, A4, A0, M4, M0 100 = x, x, x, x, x, x, W4, xIO<sub>1</sub> = A21, A17, A13, A9, A5, A1, M5, M1 IO1 = x, x, x, x, x, x, W5, xIO2 = x, x, x, x, x, x, W6, xIO<sub>2</sub> = A22, A18, A14, A10, A6, A2, M6, M2  $IO_3 = A23, A19, A15, A11, A7, A3, M7, M3$ O3 = x, x, x, x, x, x, x

Quad Input/ Output Data

 $IO_0 = (D4, D0...)$ 

 $IO_1 = (D5, D1...)$ 

 $IO_2 = (D6, D2...)$ 

 $IO_3^- = (D7, D3...)$ 

Fast Read Quad I/O Data Output

IO0 = (x, x, x, x, D4, D0...) IO1 = (x, x, x, x, D5, D1...) IO2 = (x, x, x, x, D6, D2...)

IO3 = (x, x, x, x, D7, D3...)

10. SC = security register

### 8.2 Write Enable (06h)

Write Enable command is for setting the Write Enable Latch (WEL) bit in the Status Register. The WEL bit must be set prior to every Program, Erase and Write Status Register command. To enter the Write Enable command, drive  $\overline{\text{CS}}$  low prior to driving the command 06h onto the SI pin on the rising edge of SCK, and then driving  $\overline{\text{CS}}$  high to terminate the operation.




Figure 4. Write Enable Command for SPI Mode (left) and QPI Mode (right)

### 8.3 Write Enable for Volatile Status Register (50h)

This command provides additional flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. To write the volatile values into the Status Register bits, the Write Enable for Volatile Status Register (50h) command must be issued prior to a Write Status Register (01h) command. Execution of the Write Enable for Volatile Status Register command (Figure 5) does not set the Write Enable Latch (WEL) bit.

Once the Write Enable for Volatile Status Register command is executed, a Write Enable command can not have been issued prior to setting Write Status Register command (01h or 31h). When the Write Enable for Volatile Status Register (50h) is set in QPI Mode, the SUS bit (S15) and Reserved bits (S13, S12, S11 and S10) of the Status Register-2 must be driven to high after a Write Status Register command (01h). Once a Read Status Register (05h or 31h) is issued, the read values of SUS bit (S15) and Reserved bits (S13, S12, S11 and S10) of the Status Register-2 are ignored.




Figure 5. Write Enable for Volatile Status Register Command for SPI Mode (left) and QPI Mode (right)

### 8.4 Write Disable (04h)

The Write Disable command is used to reset the Write Enable Latch (WEL) bit in the Status Register. To enter the Write Disable command, assert  $\overline{CS}$  low prior to driving the command 04h onto the SI on the rising edge of SCK, and then driving  $\overline{CS}$  high to terminate the operation. The WEL bit is automatically reset write- disable status of "0" after Power-up and upon completion of the every Program, Erase and Write Status Register commands.




Figure 6. Write Disable Command for SPI Mode (left) and QPI Mode (right)

### 8.5 Read Status Register-1 (05h) and Read Status Register-2 (35h)

The Read Status Register commands are to read the Status Registers. The Read Status Register can be executed at any time (even in program/erase/write Status Register and Write Security Register condition). It is recommended to check the BUSY bit before sending a new command when a Program, Erase, Write Status Register or Write Status Register operation is in progress.

The command is entered by driving  $\overline{\text{CS}}$  low and sending the command code 05h for Status Register-1 or 35h for Status Register-2 onto the SI pin on the rising edge of SCK. The Status register bits are then shifted out on the SO pin at the falling edge of SCK with the most significant bit (MSB) first as shown in (Figure 7 and Figure 8). The Status Register can be read continuously. The command is completed by driving  $\overline{\text{CS}}$  high.




Figure 7. Read Status Register Command (SPI Mode)




Figure 8. Read Status Register Command (QPI Mode)

### 8.6 Write Status Register (01h)

The Write Status Register command is to write the non-volatile Status Register-1 bit (SRP0) and Status Register-2 bits (QE and SRP1). All other Status Register bit locations are read-only and are not affected by the Write Status Register command.

A Write Enable (06h) command must have been previously issued prior to setting Write Status Register Command (Status Register bit WEL = 1). Once the write is enabled, the command is entered by driving CS low, sending the command code, and then writing the status register data byte as illustrated in Figure 9 and Figure 10.

The CS pin must be driven high after the eighth or sixteenth bit of data that is clocked in. If this is not done the Write Status Register command can not be executed. If CS is driven high after the eighth clock, hardware clears the CMP, QE and SRP1 bits to 0. After CS is driven high, the self- timed Write Status Register cycle commences for a time duration of tw (See Section 9.8, AC Electrical Characteristics).

While the Write Status Register cycle is in progress, the Read Status Register command can still be accessed to check the status of the BUSY bit. The BUSY bit is set during the Write Status Register cycle and cleared when the cycle is finished to indicate the device is ready to accept other commands. When the BUSY bit is asserted, the Write Enable Latch (WEL) bit in Status Register is cleared to 0.




Figure 9. Write Status Register Command (SPI Mode)




Figure 10. Write Status Register Command (QPI Mode)

### 8.7 Write Status Register-2 (31h)

The Write Status Register-2 command is to write only non-volatile Status Register-2 bits (CMP, QE, and SRP1).

A Write Enable command must have previously been issued prior to setting Write Status Register Command (Status Register bit WEL = 1). Once the write enable occurs, the Write Status Register 2 command is entered by driving CS low, sending the command code (31h), and then writing the Status Register 2 data byte as illustrated in Figure 11 and Figure 12.

Using the Write Status Register-2 (31h) command, software can individually access each one-byte status registers via different commands.




Figure 11. Write Status Register-2 Command (SPI Mode)




Figure 12. Write Status Register-2 Command (QPI Mode)

### 8.8 Read Data (03h)

The Read Data command is used to read data out from the memory. The command is initiated by driving the CS pin low and then sending the command code 03h, followed by a 24-bit address (A23-A0), onto the SI pin. After the address is received, the data byte of the addressed memory location is shifted out on the SO pin at the falling edge of SCK with the most significant bit (MSB) first. The address is automatically incremented to the next higher address after byte of data is shifted out allowing for a continuous stream of data. This means that the entire memory can be accessed with a single command as long as the clock continues.

The command is completed by driving  $\overline{CS}$  high. The Read Data command sequence is shown in Figure 13. If a Read Data command is issued while an Erase, Program or Write Status Register cycle is in process (BUSY = 1) the command is ignored and does not have any effect on the current cycle. The Read Data command allows clock rates from D.C. to a maximum of fR (see Section 9.8, AC Electrical Characteristics).




Figure 13. Read Data Command

### 8.9 Fast Read (0Bh)

The Fast Read command can operate at the highest possible frequency of FR. The OBh command is driven onto the SI pin, followed by the 24-bit address, and is latched on the rising edge of SCK. The address is then followed by 8 dummy clocks as shown in Figure 14. The dummy clocks allows the internal circuits time to set up the initial address. During the dummy clocks, the data value on the SO pin is a "don't care". Data of each bit shifts out on the falling edge of SCK.





Figure 14. Fast Read Command (SPI Mode)

#### 8.10 **Fast Read in QPI Mode**

When QPI mode is enabled, the number of dummy clock is configured by the Set Read Parameters (C0h) command to accommodate wide range applications with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the state of the Read Parameter bits P[4] and P[5], the number of dummy clocks can be configured as either 4, or 6 or 8. The default number of dummy clocks upon power up or after a Reset command is 4. See Figure 15 and Figure 16.



<sup>\* = &</sup>quot;Set Read Parameters" command (C0h) can set the number of dummy clocks

Figure 15. Fast Read command (QPI Mode, 80 MHz)




Figure 16. Fast Read command (QPI Mode, 104 MHz)

### 8.11 Fast Read Dual Output (3Bh)

By using two pins (IO<sub>0</sub> and IO<sub>1</sub>, instead of just IO<sub>0</sub>), the Fast Read Dual Output command allows data to be transferred from the AT25QL321 at twice the rate of standard SPI devices. The Fast Read Dual Output command is ideal for quickly downloading code from Flash to RAM upon power-up or for application that cache codesegments to the RAM for execution.

The Fast Read Dual Output command can operate at the highest possible frequency of F<sub>R</sub> (see Section 9.8, AC Electrical Characteristics). After the 24-bit address, eight "dummy" clocks are inserted to allow the internal circuits time set up the initial address. During the dummy clocks, the data value on the SO pin is a "don't care". However, the  $IO_0$  pin is going to be high-impedance prior to the falling edge of the first data out clock. This is shown in Figure 17.




Figure 17. Fast Read Dual Output Command (SPI Mode)

### Fast Read Quad Output (6Bh)

By using four pins (IO<sub>1</sub>, IO<sub>1</sub>, IO<sub>2</sub>, and IO<sub>3</sub>), The Fast Read Quad Output command allows data to be transferred from the AT25QL321 at four times the rate of standard SPI devices. A Quad Enable bit of Status Register-2 must be set before the device accepts the Fast Read Quad Output command (Status Register bit QE must equal 1, which is the factory default).

The Fast Read Quad Output command can operate at the highest possible frequency of F<sub>R</sub> (see Section 9.8, AC Electrical Characteristics). This is accomplished by adding eight "dummy" clocks after the 24- bit address as shown in Figure 18. The dummy clocks allow the internal circuits additional time for setting up the initial address. During the dummy clocks, the data value on the SO pin is a "don't care". However, the IO<sub>0</sub> pin is going to be highimpedance prior to the falling edge of the first data out clock.




Figure 18. Fast Read Quad Output Command (SPI Mode)

### Fast Read Dual I/O (BBh)

The Fast Read Dual I/O command reduces cycle overhead through double access using two IO pins: IOo and IO<sub>1</sub>.

#### 8.13.1 **Continuous Read Mode**

This command can further reduce cycle overhead by setting the Mode bits (M7-0) after the input address bits (A23-0). The upper nibble of the Mode field (M7-4) controls the length of the next Fast Read Dual I/O command through the inclusion or exclusion of the first byte command code. The lower nibble bits of the Mode field (M3-0) are don't care ("X"); however, the I/O pins are high-impedance before the falling edge of the first data out clock.

If the Mode bits (M7-0) equal "Ax" hex, then the next Fast Dual I/O command (after  $\overline{\text{CS}}$  is raised and then lowered) does not require the command (BBh) code, as shown in Figure 19 and Figure 20. This reduces the command sequence by eight clocks and allows the address to be immediately entered after  $\overline{\text{CS}}$  is asserted low.

If Mode bits (M7-0) are any value other than "Ax" hex, the next command (after CS is raised and then lowered) requires the first byte command code, thus returning to normal operation. A Mode Bit Reset can be used to reset Mode Bits (M7-0) before issuing normal commands.




Figure 19. Fast Read Dual I/O Command (initial command or previous M7-0≠ Axh)




Figure 20. Fast Read Dual I/O Command (previous M7-0 = Axh)

### Fast Read Quad I/O (EBh)

The Fast Read Quad I/O command reduces cycle overhead through quad access using four IO pins: IO<sub>0</sub>, IO<sub>1</sub>, IO2, and IO3. The Quad Enable bit (QE) of Status Register-2 must be set to enable the Fast read Quad I/O Command (factory default).

#### 8.14.1 **Continuous Read Mode**

The Fast Read Quad I/O command can further reduce command overhead through setting the Mode bits (M7-0) with following the input Address bits (A23-0), as shown in Figure 21. The upper nibble of the Mode (M7-4) controls the length of the next Fast Read Quad I/O command through the inclusion or exclusion of the first byte command code. The lower nibble bits of the Mode (M3-0) are don't care ("X"). However, the IO pins are going to be high-impedance prior to the falling edge of the first data out clock.

If the Mode bits (M7-0) equal "Ax" hex, then the next Fast Read Quad I/O command (after CS is raised and then lowered) does not require the EBh command code, as shown in Figure 22. This reduces the command sequence by eight clocks and allows the address to be immediately entered after CS is asserted low. If the Mode bits (M7-0) are any value other than "Ax" hex, the next command (after CS is raised and then lowered) requires the first byte command code, thus retuning normal operation. A Mode Bit Reset can be used to reset Mode Bits (M7-0) before issuing normal commands.




Figure 21. Fast Read Quad I/O Command (Initial command or previous M7-0 ≠ Axh, SPI mode)




Figure 22. Fast Read Quad I/O Command (previous M7-0 = Axh, SPI mode)

#### 8.14.2 Wrap Around in SPI mode

The Fast Read Quad I/O command can also be used to access specific portion within a page by issuing a Set Burst with Wrap (77h) command prior Fast Read Quad I/O (EBh) command. The Set Burst with Wrap (77h) command can either enable or disable the Wrap Around feature for the following Fast Read Quad I/O command.

When Wrap Around is enabled, the data being accessed can be limited to an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output wraps around to the beginning boundary automatically until CS is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. (See Section 8.32).

#### 8.14.3 Fast Read Quad I/O in QPI mode

When QPI mode in enabled, the number of dummy clocks is configured by the Set Read Parameters (C0h) command to accommodate a wide range applications with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[4] and P[5] setting, the number of dummy clocks can be configured as either 4 or 6 or 8. The default number of dummy clocks upon power up or after a Reset (99h) command is 4.

The Continuous Read Mode feature is also available in QPI mode for Fast Read Quad I/O command. In QPI mode, the Continuous Read Mode bits M7-0 are also considered as dummy clocks. In the default setting, the data output needs to follow the Continuous Read Mode bits immediately.

The Wrap Around feature is not available in QPI mode for Fast Read Quad I/O command. To perform a read operation with fixed data length wrap around in QPI mode, a Burst Read with Wrap (0Ch) command must be used. (See Section 8.33.




Figure 23. Fast Read Quad I/O Command (Initial command or previous M7-0 ≠ Axh, QPI mode, 80 MHz)




Figure 24. Fast Read Quad I/O Command (Initial command or previous M7-0≠Axh, QPI mode, 104 MHz)

### 8.15 Page Program (02h)

This command programs the memory to 0. A Write Enable command must be issued before the device accepts this command (Status Register bit WEL = 1). After the Write Enable (WREN) command has been decoded, the device sets the Write Enable Latch (WEL). The command is entered by driving the CS pin low, then sending the command code 02h with a 24-bits address (A23-A0) and at least one data byte, into the SI pin. The CS pin must be driven low for the entire time of the command while data is being sent to the device. (See Figure 25 and Figure 26).

If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant address bits) is set to 0. If the last address byte is not zero, and the number of clocks exceeds the remaining page length, the addressing must wrap to the beginning of the page. In some cases, less than 256 bytes (a partial page) can be programmed without having any effect on other bytes within the same page. One condition to perform a partial page program is that the number of clocks cannot exceed the remaining page length. If more than 256 bytes are sent to the device, the addressing must wrap to the beginning of the page and overwrite previously sent data.

The CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done, this command cannot be executed. After CS is driven high, the self-timed Page Program command commences for a time duration of t<sub>PP</sub> (see Section 9.8, AC Electrical Characteristics). While the Page Program cycle is in progress, the Read Status Register command can still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Page Program cycle and becomes a 0 when the cycle is finished and the device is ready to accept other commands. When the BUSY bit is asserted, the Write Enable Latch (WEL) bit in the Status Register is cleared to 0.




Figure 25. Page Program Command (SPI Mode)




Figure 26. Page Program Command (QPI Mode)

Page 37

#### 8.16 Quad Page Program (33h)

The Quad Page Program command is to program the memory as being '0' at previously erased memory areas. The Quad Page Program takes four pins: IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub> and IO<sub>3</sub> as address and data input, which can improve programmer performance and the effectiveness of application of lower clock less than 5 MHz. System using faster clock speed does not get more benefit for the Quad Page Program as the required internal page program time is far more than the time data clock-in.

To use Quad Page Program, the Quad Enable bit must be set, A Write Enable command must be executed before the device accepts the Quad Page Program command (Status Register-1, WEL = 1). The command is initiated by driving the CS pin low then sending the command code 33h with following a 24-bit address (A23-A0) and at least one data, into the IO pins. The CS pin must be held low for the entire length of the command while data is being sent to the device. All other functions of Quad Page Program are perfectly same as standard Page Program. (See Figure 27 and Figure 28).




Figure 27. Quad Page Program Command (SPI mode)




Figure 28. Quad Page Program Command (QPI mode)

#### 8.17 Block Erase (20h)

The Block Erase command is to erase the data of the selected sector as being '1'. The command is used for 4Kbyte Block. Prior to the Block Erase Command, the Write Enable command must be issued. The command is initiated by driving the CS pin low and shifting the command code 20h followed a 24-bit Block address (A23-A0). See Figure 29 and Figure 30. The CS pin must go high after the eighth bit of the last byte has been latched in, otherwise, the Block Erase command can not be executed. After CS goes high, the self-timed Block Erase command commences for a time duration of t<sub>SF</sub>. See Section 9.8, AC Electrical Characteristics.

While the Block Erase cycle is in progress, the Read Status Register command can still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other commands again. When the BUSY bit is asserted, the Write Enable Latch (WEL) bit in the Status Register is cleared to 0.




Figure 29. Block Erase Command (SPI Mode)




Figure 30. Block Erase Command (QPI Mode)

#### 32-kB Block Erase (52h) 8.18

The Block Erase command is to erase the data of the selected block as being '1'. The command is used for 32Kbyte Block erase operation. Prior to the Block Erase Command, a Write Enable command must be issued. The command is initiated by driving the CS pin low and shifting the command code 52h followed a 24-bit block address (A23-A0). See Figure 31 and Figure 32.

The CS pin must go high after the eighth bit of the last byte has been latched in, otherwise, the Block Erase command can not be executed. After CS is driven high, the self-timed Block Erase command commences for a time duration of t<sub>BF1</sub>. See Section 9.8, AC Electrical Characteristics.

While the Block Erase cycle is in progress, the Read Status Register command can still be read the status of the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other commands again. When the BUSY bit is asserted, the Write Enable Latch (WEL) bit in the Status Register is cleared to 0.




Figure 31. 32-kB Block Erase Command (SPI Mode)




Figure 32. 32-kB Block Erase Command (QPI Mode)

#### 64-kB Block Erase (D8h) 8.19

The Block Erase command is to erase the data of the selected block as being '1'. The command is used for 64Kbyte Block erase operation. Prior to the Block Erase Command, a Write Enable command must be issued. The command is initiated by driving the CS pin low and shifting the command code D8h followed a 24-bit block address (A23-A0). (See Figure 33 and Figure 34). The CS pin must go high after the eighth bit of the last byte has been latched in, otherwise, the Block Erase command can not be executed. After CS is driven high, the selftimed Block Erase command commences for a time duration of t<sub>BF2</sub>. See Section 9.8, AC Electrical Characteristics.

While the Block Erase cycle is in progress, the Read Status Register command can still be read the status of the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other commands again. When the BUSY bit is asserted, the Write Enable Latch (WEL) bit in the Status Register is cleared to 0.




Figure 33. 64 kB Block Erase Command (SPI Mode)




Figure 34. 64 kB Block Erase Command (QPI Mode)

#### 8.20 Chip Erase (C7h / 60h)

The Chip Erase command clears all bits in the device to be FFh (all 1s). Prior to the Chip Erase Command, a Write Enable command must be issued. The command is initiated by driving the  $\overline{CS}$  pin low and shifting the command code C7h or 60h. (See Figure 35). The CS pin must go high after the eighth bit of the last byte has been latched in, otherwise, the Chip Erase command can not be executed. After CS is driven high, the self-timed Chip Erase command commences for a duration of t<sub>CE</sub>. See Section 9.8, AC Electrical Characteristics.

While the Chip Erase cycle is in progress, the Read Status Register command can still be accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Chip Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other commands again. When the BUSY bit is asserted, the Write Enable Latch (WEL) bit in the Status Register is cleared to 0.




Figure 35. Chip Erase Command for SPI Mode (left) and QPI Mode (right)

#### 8.21 Erase / Program Suspend (75h)


The Erase/Program Suspend command allows the system to interrupt a Block Erase operation or a Page Program, Quad Data Input Page Program, Quad Page Program operation.

Erase Suspend is valid only during the Block erase operation. The Write Status Register-1 (01h), Write Status Register-2 (31h) command and Erase commands (20h, 52h, D8h, C7h, 60h) are not allowed during Erase Suspend. During the Chip Erase operation, the Erase Suspend command is ignored.

Program Suspend is valid only during the Page Program, Quad Data Input Page Program or Quad Page Program operation. The Write Status Register-1 (01h), Write Status Register-2 (31h) command, Program commands (02h and 33h) and Erase Commands (20h, 52h, D8h, C7h, 60h) are not allowed during Program Suspend.

The Erase/Program Suspend command "75h" is accepted by the device only if the SUS bit in the Status Register equals to 0 and the BUSY bit equals to 1 while a Block Erase or a Page Program operation is on-going. If the SUS bit equals to 1 or the BUSY bit equals to 0, the Suspend command is ignored by the device. A maximum of time of t<sub>SUS</sub> (see Section 9.8) is required to suspend the erase or program operation. After Erase/Program Suspend, the SUS bit in the Status Register is set from 0 to 1 immediately and the BUSY bit in the Status Register is cleared from 1 to 0 within t<sub>SUS</sub>. For a previously resumed Erase/Program operation, it is also required that the Suspend command 75h is not issued earlier than a minimum of time of t<sub>SUS</sub> following the preceding Resume command 7Ah.

Unexpected power off during the Erase/Program suspend state resets the device and releases the suspend state. SUS bit in the Status Register is also reset to 0. The data within the page or block that was being suspended might become corrupted. It is recommended for the user to implement system design techniques against the accidental power interruption and preserve data integrity during erase/program suspend state. See Figure 36 and Figure 8.22.






Figure 36. Erase Suspend Command (SPI Mode left, QPI Mode right)

A read operation from an 8-Mbit area (referred to as a physical block) that includes a suspended area might provide unreliable data. For the definition of the physical block and for techniques to ensure high data integrity, see application note AN-500.

#### 8.22 **Erase / Program Resume (7Ah)**

The Erase/Program Resume command 7Ah is to restart the Block Erase operation or the Page Program operation upon an Erase/Program Suspend. The Resume command 7Ah is accepted by the device only if the SUS bit in the Status Register equals 1 and the BUSY bit equals 0. After issue, the SUS bit is cleared from 1 to 0 immediately, the BUSY bit is set from 0 to 1 within 200 ns and the Block completes the erase operation or the page completes the program operation. If the SUS bit equals to 0 or the BUSY bit equals to 1, the Resume command 7Ah is ignored by the device.

Resume command cannot be accepted if the previous Erase/Program Suspend operation was interrupted by unexpected power off. It is also required that a subsequent Erase/Program Suspend command not to be issued within a minimum of time of t<sub>SUS</sub> following a previous Resume command. See Figure 37.




Figure 37. Erase / Program Resume Command (SPI Mode left, QPI Mode right)

#### 8.23 Deep Power Down (B9h)

Executing the Deep Power Down (DPD) command is the best way to put the device in the lowest power consumption. The Deep Power Down command reduces the standby current (from ICC1 to ICC2, as specified in Section 9.8, AC Electrical Characteristics). The command is entered by driving the CS pin low with following the command code B9h. See Figure 38 and Figure 39.

The CS pin must go high exactly at the byte boundary (the latest eighth bit of command code been latchedin); otherwise, the Deep Power Down command is not executed. After CS goes high, it requires a delay of t<sub>DP</sub> before Deep Power Down mode is entered. While in DPD mode, only the Release Deep Power Down / Device ID command, which restores the device to normal operation, is recognized. All other commands are ignored, including the Read Status Register command, which is always available during normal operation. Deep Power Down Mode automatically stops at power-down, and the device always power-ups in the standby mode.




Figure 38. Deep Power Down Command (SPI Mode)




Figure 39. Deep Power Down Command (QPI Mode)

#### 8.24 Release Deep Power Down / Device ID (ABh)

The Release Deep Power Down / Device ID command is a multi-purpose command. It can be used to release the device from the Deep Power Down state or obtain the device identification (ID).

The command is issued by driving the  $\overline{CS}$  pin low, sending the command code ABh and driving  $\overline{CS}$  high as shown in figure Figure 40 and Figure 41. The Release from Deep Power Down operation requires the time duration of t<sub>RES1</sub>. The  $\overline{\text{CS}}$  pin must keep high during the t<sub>RES1</sub> time duration.

The Device ID can be read during SPI mode only. In other words, Device ID feature is not available in QPI mode for Release Deep Power Down/Device ID command. To obtain the Device ID in SPI mode, command is initiated by driving the  $\overline{\text{CS}}$  pin low and sending the command code ABh with following 3-dummy bytes. The Device ID bits are then shifted on the falling edge of SCK with most significant bit (MSB) first, as shown in Figure 42. After  $\overline{\text{CS}}$  is driven high it must keep high for a time duration of t<sub>RES2</sub>. See Section 9.8, AC Electrical Characteristics. The Device ID can be read continuously. The command is completed by driving CS high.

If the Release from Deep Power Down /Device ID command is issued while an Erase, Program or Write cycle is in process (when BUSY equals 1) the command is ignored and does not have any effects on the current cycle.




Figure 40. Release Power Down Command (SPI Mode)




Figure 41. Release Power Down Command (QPI Mode)




Figure 42. Release Power Down / Device ID Command (SPI Mode)

## 8.25 Read Manufacturer / Device ID (90h)

The Read Manufacturer/ Device ID command provides both the JEDEC assigned manufacturer ID and the specific device ID. This command can be issued in both SPI mode and QPI mode. In SPI mode, the 90h command is called a 1-1-1 transfer, where the command, address, and data are all driven on a single pin (SI for command and address, and SO for data). In QPI mode, the 90h command is called a 4-4-4 transfer, where the command, address, and data are driven on the  $IO_0$  -  $IO_3$  pins.

Note that in QPI mode, the following events must occur in the order shown.

- 1. Ensure the QE bit in Status Register-2 is set (factory default).
- 2. Execute the QPI Enable (38h) command.
- 3. Execute the 90h command.

In SPI mode, the operation is initiated by driving the  $\overline{\text{CS}}$  pin low and then driving the command code 90h onto the SI pin, followed by a 24-bit address (A23-A0) of 000000h. The 90h command requires 8 clocks to transfer, and the 24-bit address requires 24 clocks to transfer. The Manufacturer ID for Renesas Electronics (1Fh) and the Device ID (17h) are shifted out on the SO pin on the falling edge of SCK with most significant bit (MSB) first. A minimum or 16 clocks are required to transfer the manufacturer and device ID information. If the 24-bit address is initially set to 000001h the Device ID is read first and then followed by the Manufacturer ID. The Manufacturer and Device ID can be read continuously, alternating from one to the other. The command is completed by driving  $\overline{\text{CS}}$  high.

In QPI mode, the SI, SO,  $\overline{\text{WP}}$ , and  $\overline{\text{HOLD}}$  pins are configured as bidirectional pins IO $_0$ , IO $_1$ , IO $_2$ , and IO $_3$ , respectively. The 90h operation the operation is initiated by driving the  $\overline{\text{CS}}$  pin low and then driving the command code 90h onto the IO $_0$  - IO $_3$  pins, followed by a 24-bit address (A23-A0) of 000000h. The 90h command requires 2 clocks to transfer, and the 24-bit address requires 6 clocks to transfer. The Manufacturer ID for Renesas Electronics (1Fh) and the Device ID (17h) are shifted out on the bidirectional IO $_0$  - IO $_3$  pins on the falling edge of SCK, with most significant bit (MSB) first. A minimum or 4 clocks are required to transfer the manufacturer and device ID information. If the 24-bit address is initially set to 000001h the Device ID is read first and then followed by the Manufacturer ID. The Manufacturer and Device ID can be read continuously, alternating from one to the other. The command is completed by driving  $\overline{\text{CS}}$  high.

Figure 43 shows the 90h command as executed in SPI mode. In this mode the command and address are driven on the SI pin. Figure 44 shows the 90h command as executed in QPI mode. In this mode the command and address are driven on all four I/O pins.




Figure 43. Read Manufacturer/ Device ID Command (SPI Mode)

Manufacturer ID (1Fh)




Figure 44. Read Manufacturer/ Device ID Command (QPI Mode)

#### 8.26 Read Manufacturer / Device ID (92h) — Dual I/O

The Read Manufacturer/ Device ID Dual I/O command provides both the JEDEC assigned manufacturer ID and the specific device ID. This command allows the address and manufacturer/device ID information to be driven on both the SI and SO pins. During the address transfer, the SI and SO pins are inputs, allowing the 24-bit address to be transferred in only 12 clocks. Device hardware then switches the SI and SO pins to outputs and drives the manufacturer/device ID information on these two pins, again requiring only half the number of clocks as required by the 90h command. The 92h command is called a 1-2-2 transfer, where the command is transferred on a single pin (SI), and the address and data are driven on two pins (SI and SO).

The command is initiated by driving the CS pin low and shifting the command code 92h followed by a 24-bit address (A23-A0) of 000000h. After which, the Manufacturer ID for Renesas Electronics (1Fh) and the Device ID (17h) are shifted out on the falling edge of SCK with most significant bit (MSB) first as shown in Figure 45. A minimum of eight clock cycles are required to transfer the information.

If the 24-bit address is initially set to 000001h the Device ID is read first and then followed by the Manufacturer ID. The Manufacturer and Device ID can be read continuously, alternating from one to the other. The command is completed by driving CS high.




Figure 45. Read Dual Manufacturer/ Device ID Dual I/O Command (SPI Mode)

## 8.27 Read Manufacturer / Device ID Quad I/O (94h)

The Read Manufacturer/Device ID Quad I/O command provides both the JEDEC assigned manufacturer ID and the specific device ID. This command allows both address and manufacturer/device ID information to be driven on the SI (IO<sub>0</sub>), SO (IO<sub>1</sub>),  $\overline{\text{WP}}$  (IO<sub>2</sub>), and  $\overline{\text{HOLD}}$  (IO<sub>3</sub>) pins. During the address transfer, the IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub>, and IO<sub>3</sub> pins are inputs, allowing the 24-bit address to be transferred in only 6 clocks. Device hardware then switches these pins to outputs and drives the manufacturer/device ID information on these pins, transferring the information in one-fourth the number of clocks required by the 90h command. The 94h command is called a 1-4-4 transfer, where the command in transferred on a single pin (IO<sub>0</sub>), and the address and data are driven on four pins (IO<sub>0</sub> - IO<sub>3</sub>).

The command is initiated by driving the  $\overline{\text{CS}}$  pin low and shifting the command code 94h followed by a 24-bit address (A23-A0) of 000000h. After which, the Manufacturer ID for Renesas Electronics (1Fh) and the Device ID (17h) are shifted out on the falling edge of SCK with most significant bit (MSB) first as shown in Figure 46. If the 24-bit address is initially set to 000001h the Device ID is read first and then followed by the Manufacturer ID. The Manufacturer and Device ID can be read continuously, alternating from one to the other. The command is completed by driving  $\overline{\text{CS}}$  high.




Figure 46. Read Quad Manufacturer/ Device ID Quad I/O command (SPI Mode)

#### 8.28 JEDEC ID (9Fh)

For compatibility reasons, the AT25QL321 provides several commands to electronically determine the identity of the device. The Read JEDEC ID command is congruous with the JEDEC standard for SPI compatible serial flash memories that was adopted in 2003. The command is entered by driving the CS pin low with following the command code 9Fh. JEDEC assigned Manufacturer ID byte for Renesas Electronics (1Fh) and two Device ID bytes, Memory Type (ID15-ID8) and Capacity (ID7-ID0) are then shifted out on the falling edge of SCK with most significant bit (MSB) first shown in Figure 47 and Figure 48. For memory type and capacity values, see Manufacturer and Device Identification Table 5. The JEDEC ID can be read continuously. The command is terminated by driving CS high.




Figure 47. Read JEDEC ID Command (SPI Mode)




Figure 48. Read JEDEC ID Command (QPI Mode)

## 8.29 Enable QPI (38h)

The AT25QL321 support both Standard/Dual/Quad Serial Peripheral interface (SPI) and Quad Peripheral Interface (QPI). However, SPI mode and QPI mode cannot be used at the same time. Enable QPI command is the only way to switch the device from SPI mode to QPI mode.

In order to switch the device to QPI mode, the Quad Enable (QE) bit in Status Register 2 must be set to 1 (factory default), and an Enable QPI command must be issued. If the Quad Enable (QE) bit is 0, the Enable QPI command is ignored and the device remains in SPI mode.

After power-up, the default state of the device is SPI mode. See the Command Set Table 6 for all the commands supported in SPI mode and the Command Set Table 9 for all the commands supported in QPI mode.

When the device is switched from SPI mode to QPI mode, the existing Write Enable and Program/Erase Suspend status, and the Wrap Length setting remains unchanged.




Figure 49. Enable QPI Command (SPI Mode only)

## 8.30 Disable QPI (FFh)

By issuing Disable QPI (FFh) command, the device switches back to SPI mode. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch (WEL) and Program/Erase Suspend status, and the Wrap Length setting remain unchanged.




Figure 50. Disable QPI Command for QPI Mode

## 8.31 Word Read Quad I/O (E7h)

The Quad I/O dramatically reduces command overhead allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set (factory default) to enable the Word Read Quad I/O command. The lowest Address bit (A0) must equal 0 and only two dummy clocks are required prior to the data output.

#### Continuous Read Mode

The Word Read Quad I/O command can further reduce command overhead through setting the Continuous Read Mode bits (M7-0) after the input Address bits (A23-0), as shown in Figure 51. The upper nibble of the (M7-4) controls the length of the next Word Read Quad I/O command through the inclusion or exclusion of the first byte command code. The lower nibble bits of the (M[3:0]) are don't care ('X'). However, the IO pins are going to be high-impedance prior to the falling edge of the first data out clock.

If the Continuous Read Mode bits M[7-4] = Ah, then the next Fast Read Quad I/O command (after  $\overline{CS}$  is raised and then lowered) does not require the E7h command code, as shown in Figure 52. This reduces the command sequence by eight clocks and allows the Read address to be immediately entered after  $\overline{CS}$  is asserted low. If the Continuous Read Mode bits M[7:4] do not equal to Ah (1,0,1,0) the next command (after  $\overline{CS}$  is raised and then lowered) requires the first byte command code, thus returning to normal operation.




Figure 51. Word Read Quad I/O Command (Initial command or previous set M7-0 ≠ Axh, SPI Mode)




Figure 52. Word Read Quad I/O command (Previous Command set M7-0= Axh, SPI Mode)

#### 8.31.1 Wrap Around in SPI mode

The Word Read Quad I/O command can also be used to access a specific portion within a page by issuing a Set Burst with Wrap (77h) command prior to E7h. The Set Burst with Wrap (77h) command can either enable or disable the Wrap Around feature for the following E7h commands. When Wrap Around is enabled, the output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64byte section, the output wraps around to the beginning boundary automatically until CS is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing read commands.

The Set Burst with Wrap command allows three Wrap Bits, W6-4 to be set. The W4 bit is used to enable or disable the Wrap Around operation while W6-5 is used to specify the length of the wrap around section within a page. See

#### **Set Burst with Wrap (77h)** 8.32

The Set Burst with Wrap (77h) command is used in conjunction with Fast Read Quad I/O and Word Read Quad I/O commands to access a fixed length of 8/16/32/64-byte section within a 256-byte page. Certain applications can benefit from this feature and improve the overall system code execution performance. Before the device accepts the Set Burst with Wrap command, a Quad enable of Status Register-2 must be set (Status Register bit QE must equal 1, which is the factory default).

The Set Burst with Wrap command is initiated by driving the CS pin low and then shifting the command code 77h followed by 24 dummy bits and 8 Wrap Bits, W7-0. The command sequence is shown in Set Burst with Wrap Command Sequence. Wrap bit W7 and W3-0 are not used.

W6, W5	W4 = 0		W4 = 1 (Default)		
	Wrap Around	Wrap Length	Wrap Around	Wrap Length	
00	Yes	8-byte	No	N/A	
01	Yes	16-byte	No	N/A	
10	Yes	32-byte	No	N/A	
11	Yes	64-byte	No	N/A	

Table 10. Set Burst with Wrap W6:W4 Encoding

Once W6-4 is set by a Set Burst with Wrap command, all the following Fast Read Quad I/O and Word Read Quad I/O commands use the W6-4 setting to access the 8/16/32/64-byte section within any page. To exit the Wrap Around function and return to normal read operation, issue to set W4=1, another Set Burst with Wrap command. The default value of W4 upon power on is 1. In the case of a system Reset while W4 = 0, it is recommended that the controller issues a Set Burst with Wrap command or Reset (99h) command to reset W4 = 1 prior to any normal Read commands since AT25QL321 does not have a hardware Reset Pin.




Figure 53. Set Burst with Wrap Command Sequence

#### 8.33 **Burst Read with Wrap (0Ch)**

The Burst Read with Wrap (0Ch) command provides an alternative way to perform the read operation with Wrap Around in QPI mode. The command is similar to the Fast Read (0Bh) command in QPI mode, except the addressing of the read operation needs to Wrap Around to the beginning boundary of the "Wrap Length" once the ending boundary is reached.

The Wrap Length and the number of dummy of clocks can be configured by the Set Read Parameters (C0h) command.




Figure 54. Burst Read with Wrap command (QPI Mode, 80 MHz)




Figure 55. Burst Read with Wrap command (QPI Mode, 104 MHz)

#### 8.34 **Set Read Parameters (C0h)**

In QPI mode, to accommodate a wide range of applications with different needs for either maximum read frequency or minimum data access latency, the Set Read Parameters (C0h) command can be used to configure the number of dummy clocks for the Fast Read (0Bh), Fast Read Quad I/O (EBh), and Burst Read with Wrap (0Ch) commands, and also configure the number of bytes of 'Wrap Length' for the Burst Read with Wrap (0Ch) command.

In Standard SPI mode, the Set Read Parameters (C0h) command is not accepted. The dummy clocks for various Fast Read commands in Standard/Dual/Quad SPI mode are fixed. See the corresponding command. The encoding for the number of dummy clocks and wrap length are shown in the following tables. The default 'Wrap Length' after a power up or a Reset command is 8 bytes, the default number of dummy clocks is 4.

P5, P4	Dummy Clocks	Maximum Read Frequency		
00	4	80 MHz		
01	4	80 MHz		
10	6	104 MHz		

**Table 11. Dummy Clock Encoding** 

Table 12. Wrap Length Encoding

P1, P0	Wrap Length
00	8-bytes
01	16-bytes
10	32-bytes
11	64-bytes




Figure 56. Set Read Parameters command (QPI Mode)

#### 8.35 Enable Reset (66h) and Reset (99h)

Because of the small package and the limitation on the number of pins, the AT25QL321 provides a software reset command instead of a dedicated RESET pin.

Once the Reset command is accepted, any on-going internal operations are terminated and the device returns to its default power-on state and loses all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch (WEL) status, Program/Erase Suspend status, Continuous Read Mode bit setting, Read parameter setting and Wrap bit setting.

The Enable Reset (66h) and Reset (99h) commands can be issued in either SPI mode or QPI mode. To avoid accidental reset, both commands must be issued in sequence. Any command other than Reset (99h) after the Enable (66h) command disables the Reset Enable state. A new sequence of Enable Reset (66h) and Reset (99h) is needed to reset the device. Once the Reset command is accepted by the device takes approximately  $t_{RST}$  = 30 µs to reset. During this period, no commands are accepted.

Data corruption can happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence.




Figure 57. Enable Reset and Reset Command (SPI Mode)




Figure 58. Enable Reset and Reset Command (QPI Mode)

## 8.36 Read Serial Flash Discovery Parameter (5Ah)

The Read Serial Flash Discovery Parameter (SFDP) command allows reading the Serial Flash Discovery Parameter area (SFDP). This SFDP area is composed of 2048 read-only bytes containing operating characteristics and vendor specific information. The SFDP area is factory programmed. If the SFDP area is blank, the device is shipped with all the SFDP bytes at FFh. If only a portion of the SFDP area is written to, the portion not used is shipped with bytes in erased state (FFh).

The command sequence for the read SFDP has the same structure as that of a Fast Read command. First, the device is selected by driving Chip Select ( $\overline{CS}$ ) low. Next, the 8-bit command code (5Ah) and the 24-bit address are shifted in, followed by 8 dummy clock cycles. The bytes of SFDP content are shifted out on the Serial Data Output (SO) starting from the specified address. Each bit is shifted out during the falling edge of Serial Clock ( $\overline{SCK}$ ). The command sequence is shown here. The Read SFDP command is terminated by driving Chip Select ( $\overline{CS}$ ) High at any time during data output.




Figure 59. Read SFDP Register Command

**Address Address** Data (b) Data (h) Description Comment (h) Byte (Bit) (Bit) (Byte) 07:00 0101 0011 00h 53h 01h 15:08 0100 0110 46h SFDP Signature 02h 23:16 0100 0100 44h 03h 31:24 0101 0110 50h Start from 00h 04h 07:00 0000 0110 06h SFDP Minor Revision SFDP Major Revision Start from 01h 05h 15:08 0000 0001 01h **Number of Parameters** Start from 00h 06h 23:16 0000 0001 01h Headers Reserved FFh 07h 31:24 FFh 1111 1111 JEDEC Parameter ID (LSB) 0000 0000 00h 08h 07:00 JEDEC Parameter ID (LSB) = 00hParameter Table Minor Start from 00h 09h 15:08 0000 0110 06h Revision

**Table 13. SFDP Signature and Headers** 

Table 13. SFDP Signature and Headers (Continued)

Description	Comment	Address (h) Byte	Address (Bit)	Data (b) (Bit)	Data (h) (Byte)
Parameter Table Major Revision	Start from 01h	0Ah	23:16	0000 0001	01h
Parameter Table Length (double words)	How many DWORDs in the parameter table	0Bh	31:24	0001 0000	10h
	Address of Renesas	0Ch	07:00	0011 0000	30h
Parameter Table Pointer	Electronics Parameter	0Dh	15:08	0000 0000	00h
	Table	0Eh	23:16	0000 0000	00h
JEDEC Parameter ID (MSB)	JEDEC Parameter ID (MSB):FFh	0Fh	31:24	1111 1111	FFh
JEDEC Parameter ID (LSB)	Renesas Electronics Manufacturer ID	10h	07:00	0001 1111	1Fh
Parameter Table Minor Revision	Start from 00h	11h	15:08	0000 0000	00h
Parameter Table Major Revision	Start from 01h	12h	23:16	0000 0001	01h
Parameter Table Length (double words)	How many DWORDs in the parameter table	13h	31:24	0000 0010	02h
	Address of Renesas	14h	07:00	1000 0000	80h
Parameter Table Pointer (PTP)	Electronics Parameter	15h	15:08	0000 0000	00h
	Table	16h	23:16	0000 0000	00h
Reserved	FFh	17h	31:24	0000 0001	01h

**Table 14. SFDP Parameters Table 1** 

Description	Comment	Address (h) Byte	Address (Bit)	Data (b) (Bit)	Data (h) (Byte)
Erase Granularity	01:4 kB available 11:4 kB not available		01:00	01	
Write Granularity	0:1Byte, 1:64 bytes or larger		02	1	
Volatile Status Register Block Protect Bits	Nonvolatile status bit     Volatile status bit	30h	03	0	E5h
Volatile Status Register Write Enable Opcode	0:50H Opcode to enable, if bit-3 = 1		04	0	
Reserved			07:05	111	
4 kB Erase Opccde	Opcode or FFh	31h	15:08	0010 0000	20h

Table 14. SFDP Parameters Table 1 (Continued)

Description	Comment	Address (h) Byte	Address (Bit)	Data (b) (Bit)	Data (h) (Byte)	
Fast Dual Read Output (1 -1 -2)	0 = Not supported 1 = Supported		16	1		
Number of Address Bytes	00: 3 Byte only 01: 3 or 4 Byte 10: 4 Byte only 11: Reserved		18:17	00		
Double Transfer Rate (DTR) Clocking	0 = Not supported 1 = Supported	32h	19	0	F1h	
Fast Dual I/O Read (1-2- 2)	0 = Not supported 1 = Supported		20	1		
Fast Quad I/O Read (1-4-4)	0 = Not supported 1 = Supported		21	1		
Fast Quad Output Read (1-1-4)	0 = Not supported 1 = Supported		22	1		
Reserved	FFh		23	1		
Reserved	FFh	33h	31:24	1111 1111	FFh	
		34h	07:00	1111 1111	FFh	
Flash Memory Density		35h	15:08	1111 1111	FFh	
- •		36h	23:16	1111 1111	FFh	
Fast Quad I/O (1-4-4) Number	Number of dummy clocks	37h	31:24 04:00	0000 0001	01h	
of dummy clocks  Fast Quad I/O (1-4-4) Number of mode bits	Number of mode bits	38h	07:05	010	44h	
Fast Quad I/O (1-4-4) Read Opcode	Opcode or FFh	39h	15:08	1110 1011	EBh	
Fast Quad Output (1-1-4) Number of dummy clocks	Number of dummy clocks	241	20:16	01000	08h	
Fast Quad Output (1-1-4) Number of mode bits	Number of mode bits	3Ah	23:21	000		
Fast Quad Output (1-1-4) Read Opcode	Opcode or FFh	3Bh	31:24	0110 1011	6Bh	
Fast Dual Output (1-1-2) Number of dummy clocks	Number of dummy clocks	3Ch	04:00	01000	08h	
Fast Dual Output (1-1-2) Number of mode bits	Number of mode bits	3011	07:05	000	OOH	
Fast Dual Output (1-1-2) Read Opcode	Opcode or FFh	3Dh	15:08	0011 1011	3Bh	
Fast Dual I/O (1-2-2) Number of dummy clocks	Number of dummy clocks	3Eh	20:16	00000	80h	
Fast Dual I/O (1-2-2) Number of mode bits	Number of mode bits	JEII	23:21	100		
Fast Dual I/O (1-2-2) Read Opcode	Opcode or FFh	3Fh	31:24	1011 1011	BBh	
Fast Dual DPI (2-2-2)	0 = Not supported 1 = Supported		0	0		
Reserved	FFh		03:01	111	FEh	
Fast Quad QPI (4-4-4)	0 = Not supported 1 = Supported	40h	04	1	FE11	
Reserved	ed FFh		07:05	111		

Table 14. SFDP Parameters Table 1 (Continued)

Description	Comment	Address (h) Byte	Address (Bit)	Data (b) (Bit)	Data (h) (Byte)
Reserved	FFh	41h	15:08	1111 1111	FFh
Reserved	FFh	42h	23:16	1111 1111	FFh
Reserved	FFh	43h	31:24	1111 1111	FFh
Reserved	FFh	44h	07:00	1111 1111	FFh
Reserved	FFh	45h	15:08	1111 1111	FFh
Fast Dual DPI (2-2-2) Number of dummy clocks	Number of dummy clocks	401-	20:16	0 0000	004
Fast Dual DPI (2-2-2) Number of mode bits	Number of mode bits	— 46h	23:21	000	00h
Fast Dual DPI(2-2-2) Read Opcode	Opcode or FFh	47h	31:24	1111 1111	FFh
Reserved	FFh	48h	07:00	1111 1111	FFh
Reserved	FFh	49h	15:08	1111 1111	FFh
Fast Quad QPI (4-4-4) Number of dummy clocks	Number of dummy clocks	441	20:16	00010	42h
Fast Quadl QPI (4-4-4) Number of mode bits	Number of mode bits	— 4Ah	23:21	010	42h
Fast Quad QPI (4-4-4) Read Opcode	Opcode or FFh	4Bh	31:24	1110 1011	EBh
Erase type-1 Size	4-kB = 2^0Ch, 32-kB = 2^0Fh, 64-kB = 2^10h; (2^Nbyte)	4Ch	07:00	0000 1100	0Ch
Erase type-1 Opcode	Opcode or FFh	4Dh	15:08	0010 0000	20h
Erase type-2 Size	4-kB = 2^0Ch, 32-kB = 2^0Fh, 64-kB = 2^10h; (2^Nbyte)	4Eh	23:16	0000 1111	0Fh
Erase type-2 Opcode	Opcode or FFh	4Fh	31:24	0101 0010	52h
Erase Type-3 Size	4-kB = 2^0Ch, 32-kB = 2^0Fh, 64-kB = 2^10h; (2^Nbyte)	50h	07:00	0001 0000	10h
Erase Type-3 Opcode	Opcode or FFh	51h	15:08	1101 1000	D8h
Erase Type-4 Size	4-kB = 2^0Ch 32-kB = 2^0Fh		23:16	0000 0000	00h
Erase Type-4 Opcode	Opcode or FFh	53h	31:24	1111 1111	FFh

Table 14. SFDP Parameters Table 1 (Continued)

Description	Comment	Address (h) Byte	Address (Bit)	Data (b) (Bit)	Data (h) (Byte)
Erase Maximum/Typical Ratio	Maximum = 2 * (COUNT + 1) * Typical		03:00	0011	
Erase type-1 Typical time	Count or 00h		08:04	0 0011	
Erase type-1 Typical units	00b: 1 ms 01b: 16 ms 10b: 128 ms 11b: 1 s		10:09	01	
Erase type-2 Typical time	Count or 00h		15:11	0110 0	
Erase type-2 Typical units	00b: 1 ms 01b: 16 ms 10b: 128 ms 11b: 1 s	54h 55h 56h	17:16	01	33h 62h D5h
Erase type-3 Typical time	Count or 00h	57h	22:18	101 01	00h
Erase type-3 Typical units	00b: 1 ms 01b: 16 ms 10b: 128 ms 11b: 1 s		24:23	01	
Erase type-4 Typical time	Count or 00h		29:25	00 000	
Erase type-4 Typical units	00b: 1 ms 01b: 16 ms 10b: 128 ms 11b: 1 s		31:30	00	
Program Maximum/Typical Ratio	Maximum = 2 * (COUNT + 1) * Typical	58h	03:00	0100	84h
Page Size	2^N bytes		07:04	1000	
Program Page Typical time	Count or 00h		12:08	0 1001	
Program Page Typical units	0: 8 μs, 1: 64 μs		13	1	
Program Byte Typical time, 1st byte	Count or 00h		17:14	01 00	
Program Byte Typical units, 1st byte	0: 1 μs, 1: 8 μs		18	0	
Program Additional Byte Typical time	Count or 00h	59h 5Ah	22:19	000 0	29h 01h
Program Additional Byte Typical units	0: 1 μs, 1: 8 μs	5Bh	23	0	C4h
Erase Chip Typical time	Count or 00h		28:24	0 0100	
Erase Chip Typical units	00b: 16 ms 01b: 256 ms 10b: 4 sec 11b: 64 sec		30:29	10	
Reserved	1h		31	1	
Prohibited Op during Program Suspend	See datasheet	5Ch	03:00	11010	F0!
Prohibited Op during Erase Suspend	ibited Op during Erase		07:04	1110	ECh

Table 14. SFDP Parameters Table 1 (Continued)

Description	Comment	Address (h) Byte	Address (Bit)	Data (b) (Bit)	Data (h) (Byte)
Reserved	1h		08	1	
Program Resume to Suspend time	Count of 64us		12:09	0 000	
Program Suspend Maximum time	Count or 00h		17:13	11 101	
Program Suspend Maximum units	00b: 128 ns 01b: 1 μs 10b: 8 μs 11b: 64 μs	5Dh	19:18	01	A1h
Erase Resume to Suspend time	Count of 64 μs	5Eh 5Fh	23:20	0000	07h 3Dh
Erase Suspend Maximum time	Count or 00h		28:24	1 1101	
Erase Suspend Maximum units	00b: 128 ns 01b: 1 μs 10b: 8 μs 11b: 64 μs		30:29	01	
Suspend / Resume supported	Program and Erase suspend supported     not supported		31	0	
Program Resume Opcode	Opcode or FFh	60h	7:0	0111 1010	7Ah
Program Suspend Opcode	Opcode or FFh	61h	15:8	0111 0101	75h
Resume Opcode	Opcode or FFh	62h	23:16	0111 1010	7Ah
Suspend Opcode	Opcode or FFh	63h	31:24	0111 0101	75h
Reserved	11b		01:00	11	
Status Register Busy Polling	xxxxx1b: Opcode = 05h, bit-0 = 1 Busy, xxxx1xb: Opcode = 70h, bit-7 = 0 Busy, others: reserved	64h	07:02	1111 01	F7h
Exit Deep Power-Down time	Count or 00h		12:08	0 0010	
Exit Deep Power-Down units	00b: 128 ns 01b: 1 μs 10b: 8 μs 11b: 64 μs	65h	14:13	01	A2h
Exit Deep Power-Down Opcode	-Down Opcode or FFh		22:15	101 0101 1	D5h 5Ch
Enter Deep Power-Down Opcode	Opcode or FFh		30:23	101 1100 1	
Deep Power-Down Supported	0: Deep Power-Down supported, 1: not supported		31	0	

Table 14. SFDP Parameters Table 1 (Continued)

Description	Comment	Address (h) Byte	Address (Bit)	Data (b) (Bit)	Data (h) (Byte)
Disable 4-4-4 Read Mode			03:00	1001	
Enable 4-4-4 Read Mode			08:04	0 0001	
Fast Quad I/O Continuous (0-4-4) supported	0: not supported, 1: Quad I/O 0-4-4 supported		09	1	
Fast Quad I/O Continuous (0-4-4) Exit		68h 69h	15:10	1111 01	19h F6h
Fast Quad I/O Continuous (0-4-4) Enter		6Ah	19:16	1100	1Ch
Quad Enable Requirements (QER)			22:20	001	
HOLD or RESET Disable	0: not supported, 1: use Configuration Register bit-4		23	0	
Reserved	FFh	6Bh	31;24	1111 1111	FFh
Status Register Opcode		004	06:00	110 1000	
Reserved	1h	6Ch	07	1	E8h
Soft Reset Opcodes		6Dh	13:08	01 0000	405
4-Byte Address Exit		6Eh	23:14	1100 0000 00	10h C0h
4-Byte Address Enter		6Fh	31:24	1000 0000	80h

Table 15. SFDP Parameters Table 2

Description Comment		Address (h) Byte	Address (Bit)	Data (b) (Bit)	Data (h) (Byte)
V <sub>CC</sub> Minimum Voltage	1650h: 1.65 V, 1700h: 1.70 V, 2300h: 2.30 V, 2500h: 2.50 V, 2700h: 2.70 V	80h 81h	15:0	0000 0000 0001 0111	00h 17h
V <sub>CC</sub> Maximum Voltage	1950h: 1.95 V, 3600h: 3.60 V, 4000h: 4.00 V, 4400h: 4.40 V	82h 83h	31:16	0000 0000 0010 0000	00h 20h
Array Protection Method	10b: use non-volatile status register		01:00	00	
Power up Protection default	0: power up unprotected, 1: power up protected		02	0	
Protection Disable Opcodes	011b: use status register		05:03	00 0	
Protection Enable Opcodes	011b: use status register	84h	08:06	0 00	00h
Protection Read Opcodes	011b: use status register	85h	11:09	000	00h
Protection Register Erase Opcode	00b: not supported, 01b: Opcodes 3Dh, 2Ah, 7Fh, CFh,		13:12	00	
Protection Register Program Opcode	00b: not supported, 01b: Opcodes 3Dh, 2Ah, 7Fh, FCh		15:14	00	
Reserved	FFh	86h	23:16	1111 1111	FFh
Reserved	FFh	87h	31:24	1111 1111	FFh
Reserved	FFh	88h - FFh			Reserved

#### 8.37 **Enter Secured OTP (B1h)**

The Enter Secured OTP command is for entering the additional 4 kbit secured OTP mode. The additional 4 kbit secured OTP is independent from main array, which can be used to store unique serial number for system identifier. After entering the Secured OTP mode, and then follow standard read or program, procedure to read out the data or update data. The Secured OTP data cannot be updated again once it is lock-down

Please note that Write Status Register-1, Write Status Register-2 and Write Security Register commands are not acceptable during the access of secure OTP region. Once security OTP is lock down, only commands related with read are valid. The Enter Secured OTP command sequence is shown in Figure 60.




Figure 60. Enter Secured OTP Command for SPI Mode (left) and QPI Mode (right)

#### 8.38 **Exit Secured OTP (C1h)**

The Exit Secured OTP command is for exiting the additional 4 kbit secured OTP mode. See Figure 61.




Figure 61. Exit Secured OTP command for SPI Mode (left) and QPI Mode (right)

#### 8.39 Read Security Register (2Bh)

The Read Security Register can be read the value of Security Register bits at any time (even in program/erase/write status register-1 and write status register-2 condition) and continuously.

Secured OTP Indicator bit. The Secured OTP indicator bit shows the chip is locked by factory before ex-factory or not. When it is '0', it indicates non-factory lock, '1' indicates factory-lock.

Lock-down Secured OTP (LDSO) bit. By writing Write Security Register command, the LDSO bit can be set to "1" for customer lock-down purpose. However, once the bit it set to "1" (Lock-down), the LDSO bit and the 4 kbit Secured OTP area cannot be updated any more. While it is in 4 kbit Secured OTP mode, array access is not allowed to write.

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
х	х	х	х	х	х	LDSO (indicate if lock- down)	Secured OTP indicator bit
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0 = not lock-down 1 = lock down (cannot program/ erase OTP)	0 = non factory lock 1 = factory lock
Volatile bit	Non- Volatile bit	Non- Volatile bit					

**Table 16. Security Register Definition** 




Figure 62. Read Security Register command (SPI Mode)




Figure 63. Read Security Register command (QPI Mode)

## 8.40 Write Security Register (2Fh)

The Write Security Register command is for changing the values of Security Register bits. Unlike the Write Status Register command, the Write Enable command is not required before writing Write Security Register command. The Write Security Register command can change the value of bit1 (LDSO bit) for customer to lock-down the 4 kbit Secured OTP area. Once the LDSO bit is set to "1", the Secured OTP area cannot be updated any more.

The CS must go high exactly at the boundary; otherwise, the command are rejected and not executed.




Figure 64. Write Security Register Command for SPI Mode (left) and QPI Mode (right)

### 8.41 4 kbit Secured OTP

It's for unique identifier to provide 4 kbit one-time-program area for setting device unique serial number which can be set by factory or system customer. See Table 17, Secured OTP Address Space.

- Security register bit 0 indicates whether the chip is locked by the factory or not.
- To program the 4 kbit secured OTP by entering 4 kbit secured OTP mode (with ENSO command) and going through normal program procedure, and then exiting 4 kbit secured OTP mode by writing the EXSO command.
- Customer might lock-down bit 1 as '1'. See Table 17, Secured OTP Address Space.

Note. Once lock-down whatever by factory or customer, it cannot be changed any more. While in 4 kbit secured OTP mode, write access to the array is not allowed.

 
 Address Range
 Size
 Standard
 Customer Lock

 000000 ~ 00000F
 128-bit
 ESN (Electrical Serial Number)
 Determined by customer

 000010 ~ 0001FF
 3968-bit
 N/A

**Table 17. Secured OTP Address Space** 

#### 9. **Electrical Characteristics**

#### 9.1 Absolute Maximum Ratings(1)

Parameter	Symbol	Conditions	Range	Units
Supply Voltage	V <sub>CC</sub>		-0.6 to V <sub>CC</sub> +0.4	V
Voltage Applied to Any Pin	V <sub>IO</sub>	Relative to Ground	-0.6 to V <sub>CC</sub> +0.4	V
Transient Voltage on any Pin	V <sub>IOT</sub>	<20 ns Transient Relative to Ground	-1.0V to V <sub>CC</sub> +1.0V	V
Storage Temperature	T <sub>STG</sub>		-65 to +150	°C
Lead Temperature	T <sub>LEAD</sub>		See Note <sup>(2)</sup>	°C
Electrostatic Discharge Voltage	V <sub>ESD</sub>	Human Body Model <sup>(3)</sup>	-2000 to +2000	V

<sup>1.</sup> Stresses beyond those listed under "Absolute Maximum Ratings" cause permanent damage to the device. The "Absolute Maximum Ratings" are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affect device reliability. Voltage extremes referenced in the "Absolute Maximum Ratings" are intended to accommodate short duration undershoot/overshoot conditions and does not imply or guarantee functional device operation at these levels for any extended period of time.

#### 9.2 **Operating Ranges**

Parameter	Symbol	Conditions	Min	Max	Units
Power Supply Voltage	V <sub>CC</sub>	FR = 104 MHz (Single/Dual/Quad SPI) fR = 50 MHz (Read Data 03h)	1.7	2.0	V
Ambient Operating Temperature	TA	Industrial	-40	+85	°C

#### **Endurance and Data Retention** 9.3

Parameter	Applies to	Condi	tions	Min
Erase/Program Cycles	4 kB Block, 32/64 kB block, or full chip.	100,000		Cycles
Data Retention	Full temperature range		20	years

<sup>2.</sup> Compliant with JEDEC Standard J-STD-20C for small body Sn-Pb or Pb-free (Green) assembly and the European directive on restrictions on hazardous substances (RoHS) 2002/95/EU.

<sup>3.</sup> JEDEC Std JESD22-A114A (C1=100pF, R1=1500 ohms, R2=500 ohms).

#### **Power-up Timing and Write Inhibit Threshold** 9.4

Parameter	Symbol	Min	Max	Units
V <sub>CC</sub> (min) to CS Low	t <sub>VSL</sub> <sup>(1)</sup>	10		μs
Time Delay Before Write Command	t <sub>PUW</sub> <sup>(1)</sup>	1	10	ms
Write Inhibit Threshold Voltage	VWI <sup>(1)</sup>	1.0	1.4	V

<sup>1.</sup> These parameters are characterized at -10 °C and +85 °C only




Figure 65. Power-up Timing and Voltage Levels

#### **Program Acceleration via ACC Pin** 9.5

Parameter	Symbol	Min	Max	Units
WP pin High Voltage	VHH <sup>1</sup>	8.5	9.5	V
WP pin Voltage rise and fall time	t <sub>VHH</sub> 1	2.2		μs
$\overline{\overline{\text{WP}}}$ at $V_{\text{HH}}$ and $V_{\text{IL}}$ or $V_{\text{IH}}$ to first command	twc 1	5		μs

<sup>1.</sup> These parameters are characterized only.



Figure 66. ACC Program Acceleration Timing and Voltage Levels

#### **DC Electrical Characteristics** 9.6

Parameter	Symbol	Condition	Min	Тур	Max	Units
Input Capacitance	CIN <sup>1</sup>	V <sub>IN</sub> = 0V <sup>2</sup>			6	pF
Output Capacitance	COUT 1	V <sub>OUT</sub> = 0V <sup>2</sup>			8	pF
Input Leakage	ILI				±2	μA
I/O Leakage	I <sub>LO</sub>				±2	μA
Standby Current	ICC1	$\overline{CS} = V_{CC}$ VIN = GND or $V_{CC}$		10	50	μA
Power-Down Current	ICC2	$\overline{CS} = V_{CC}$ VIN = GND or $V_{CC}$		2	20	μA
Current Read Data/ Dual/Quad 50 MHz <sup>2</sup>	ICC3	$C = 0.1 V_{CC} / 0.9 V_{CC}$ IO = Open		7	15	mA
Current Read Data/ Dual/Quad 80 MHz <sup>2</sup>	ICC3	$C = 0.1 V_{CC} / 0.9 V_{CC}$ IO = Open		11	18	mA
Current Read Data/ Dual/Quad 104 MHz²	ICC3	$C = 0.1 V_{CC} / 0.9 V_{CC}$ IO = Open		11	20	mA
Current Write Status Register	ICC4	CS = V <sub>CC</sub>		10	20	mA
Current Page Program	ICC5	CS = V <sub>CC</sub>		15	25	mA
Current Block Erase	ICC6	CS = V <sub>CC</sub>		15	25	mA
Current Chip Erase	ICC7	CS = V <sub>CC</sub>		15	25	mA
Input Low Voltages	V <sub>IL</sub>		-0.5		V <sub>CC</sub> x0.2	V
Input High Voltages	V <sub>IH</sub>		V <sub>CC</sub> x0.8		V <sub>CC</sub> +0.4	V
Output Low Voltages	V <sub>OL</sub>	I <sub>OL</sub> = 100 μA			0.2	V
Output High Voltages	V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	VCC -0.2			V


<sup>1.</sup> Tested on sample basis and specified through design and characterization data,  $T_A = 25$  °C,  $V_{CC} = 1.8$  V.

<sup>2.</sup> Checkerboard Pattern.

## 9.7 AC Measurement Conditions

Parameter	Symbol	Min	Max	Units		
Load Capacitance	CL		30	pF		
Input Rise and Fall Times	TR, TF		5	ns		
Input Pulse Voltages	Vin	0.2 V <sub>CC</sub> t	0.2 V <sub>CC</sub> to 0.8 V <sub>CC</sub>			
Input Timing Reference Voltages	IN	0.3 V <sub>CC</sub> t	V			
Output Timing Reference Voltages	OUT	0.5 V <sub>CC</sub> t	V			

Note: Output Hi-Z is defined as the point where data out is no longer driven.



Input pulse rise and fall times are < 5 ns

Figure 67. AC Measurement I/O Waveform

## 9.8 AC Electrical Characteristics


Parameter	Symbol	Alt	Min	Тур	Max	Units
Clock frequency. For all commands, except Read Data (03h) 1.7 V - 1.95 V V <sub>CC</sub> and Industrial Temperature	FR	fc	DC		104	MHz
Clock freq. Read Data command (03h)	fR		DC		50	MHz
Clock High, Low Time except Read Data (03h)	t <sub>CLH</sub> , t <sub>CLL</sub> 1		4.5			ns
Clock High, Low Time for Read Data (03h)commands	t <sub>CRLH</sub> , t <sub>CRLL</sub>		8			ns
Clock Rise Time peak to peak	t <sub>CLCH</sub> <sup>2</sup>		0.1			V/ns
Clock Fall Time peak to peak	t <sub>CHCL</sub> <sup>2</sup>		0.1			V/ns
CS Active Setup Time relative to Clock	t <sub>SLCH</sub>	t <sub>CSS</sub>	5			ns
CS Not Active Hold Time relative to Clock	t <sub>CHSL</sub>		5			ns
Data In Setup Time	t <sub>DVCH</sub>	t <sub>DSU</sub>	2			ns
Data In Hold Time	t <sub>CHDX</sub>	t <sub>DH</sub>	5			ns
CS Active Hold Time relative to Clock	t <sub>CHSH</sub>		5			ns
CS Not Active Setup Time relative to Clock	tshch		5			ns
CS Deselect Time (for Read commands/ Write, Erase and Program commands)	tshsl	t <sub>CSH</sub>	100			ns
Output Disable Time	t <sub>SHQZ</sub> <sup>2</sup>	t <sub>DIS</sub>			7	ns
Clock Low to Output Valid	t <sub>CLQV</sub>	t <sub>V1</sub>			7	ns
Clock Low to Output Valid (Except Main Read) (3)	t <sub>CLQV</sub>	t <sub>V2</sub>			8	ns
Output Hold Time	t <sub>CLQX</sub>	t <sub>HO</sub>	1.5			ns
HOLD Active Setup Time relative to Clock	t <sub>HLCH</sub>		5			ns

#### **AC Electrical Characteristics (Continued)** 9.8

Parameter	Symbol	Alt	Min	Тур	Max	Units
HOLD Active Hold Time relative to Clock	t <sub>CHHH</sub>		5			ns
HOLD Not Active Setup Time relative to Clock	t <sub>HHCH</sub>		5			ns
HOLD Not Active Hold Time relative to Clock	t <sub>CHHL</sub>		5			ns
HOLD to Output Low-Z	t <sub>HHQX</sub> <sup>2</sup>	tLZ			7	ns
HOLD to Output High-Z	t <sub>HLQZ</sub> 2	t <sub>HZ</sub>			12	ns
Write Protect Setup Time Before CS Low	t <sub>WHSL</sub> 4		20			ns
Write Protect Setup Time After CS High	t <sub>SHWL</sub> 4		100			ns
CS High to Power Down Mode	t <sub>DP</sub> <sup>2</sup>				3	μs
CS High to Standby Mode without Electronic Signature Read	t <sub>RES1</sub> <sup>2</sup>				3	μs
CS High to Standby Mode with Electronic Signature Read	t <sub>RES2</sub> <sup>2</sup>				1.8	μs
CS High to next Command after Suspend	t <sub>SUS</sub> <sup>2</sup>				30	μs
CS High to next Command after Reset	t <sub>RST</sub> <sup>2</sup>				30	μs
Write Status Register Time	t <sub>W</sub>			10	15	ms
Byte Program Time	t <sub>BP</sub>			10	150	μs
Page Program Time	<b>t</b> PP			0.6	5	ms
Page Program Time (ACC = 9 V)	tep			0.3	3	ms
Block Erase Time (4-kB)	tse			0.06	0.4	s
Block Erase Time (32-kB)	tBE1			0.20	1.5	s
Block Erase Time (64-kB)	tBE2			0.35	2	s
Chip Erase Time	tce			20	80	s

<sup>1.</sup> Clock high + Clock low must be less than or equal to 1/fc.

#### 9.9 **Input Timing**




<sup>2.</sup> Value guaranteed by design and/or characterization, not 100% tested in production.

<sup>3.</sup> Contains: Read Status Register-1,2; Read Manufacturer/Device ID, Dual, Quad/ Read JEDEC ID/ Read Security Register/ Read Serial Flash Discovery Parameter.


<sup>4.</sup> Only applicable as a constraint for a Write Status Register command when Sector Protect Bit is set to 1.

## 9.10 Output Timing




\* SIO IS AN OUTPUT ONLY FOR THE FAST READ DUAL OUTPUT INSTRUCTION (3Bh)

## 9.11 Hold Timing



## 10. Ordering Information




Ordering Code <sup>1</sup>	Package	Lead Finish	Operating Voltage	Max. Freq.	Operation Range	
AT25QL321-MHE-T	8-pad (5 x 6 x 0.6 mm body), Thermally Enhanced Plastic Ultra-Thin Dual Flat No- lead (UDFN)					
AT25QL321-SHE-T	8-lead, 208-mil Wide Plastic Gull Wing Small Outline Package EIAJ SOIC	NiPdAu	1.7 V - 2.0 V	104 MHz	-40 °C to 85 °C (Industrial	
AT25QL321-MBUE-T	8-pad (3 x 4 x 0.55 mm body), Thermally Enhanced Plastic Ultra-Thin Small Outline No-lead (USON)				Temperature Range)	
AT25QL321-UUE-T	8-ball, 0.5mm pitch WLCSP	SnAgCu				


<sup>1.</sup> The shipping carrier option code is not marked on the devices.


## 11. Packaging Information

#### 11.1 **UDFN**



## 11.2 USON





### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm AND 0.30mm FROM THE TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION 6 SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
- 3. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.


JEDEC OUTLINE	N/A									
PKG CODE	UDFN(W40H)									
SYMBOLS	MIN.	NOM.	MAX.							
А	0.50	0.55	0.60							
A1	0.00	0.02	0.05							
A3	0.150 REF.									
b	0.25	0.30	0.35							
D	3.90	4.00	4.10							
Е	2.90	3.00	3.10							
е	0.80 BSC									
Ĺ	0.55	0.60	0.65							

PAD SIZE		D1			D2		D3			D4		E1		LEAD	FINISH	JEDEC CODE		
LWD 217E	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	Pure Tin	PPF	OLDEC CODE
24X11* MIL	0.70	0.80	0.90	0.70	0.80	0.90	0.80 BSC		0.80 BSC		0.10	0.20	0.30	V	Χ	N/A		


<sup>&</sup>quot;\*" is an universal character, which means maybe replaced by specific character, the actual character please refers to the bonding diagram.

RENESAS	TITLE	GPC	REV.
	8-pad (3 x 4 x 0.55 mm Body), Thermally Enhanced Plastic Ultra Thin Small Outline No Lead Package (USON)	YFG	А

## 11.3 8- Ball WLCSP



#### 8-Lead 208-mil JEDEC SOIC 11.4



SYMBOLS	DIMENSIONS IN MILLIMETERS		DIMENSIONS IN INCH			
	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.75	1.95	2.16	0.069	0.077	0.085
A1	0.05	0.15	0.25	0.002	0.006	0.010
A2	1.70	1.80	1.91	0.067	0.071	0.075
Ь	0.35	0.42	0.48	0.014	0.017	0.019
С	0.19	0.20	0.25	0.007	0.008	0.010
D	5.18	5.28	5.38	0.204	0.208	0.212
D1	5.13	5.23	5.33	0.202	0.206	0.210
E	5.18	5.28	5.38	0.204	0.208	0.212
E1	5.13	5.23	5.33	0.202	0.206	0.210
е	_	1.27	_	_	0.050	_
Н	7.70	7.90	8.10	0.303	0.311	0.319
L	0.50	0.65	0.80	0.020	0.026	0.031
у	_	_	0.10	_	_	0.004
0	0.	_	8*	0.	_	8.

- NOTES:
  1. CONTROLLING DIMENSION: INCH
  2. LEAD FRAME MATERIAL: COPPER 194.
  3. DIMENSION "D", "D1" DOES NOT INCLUDE MOLD FLASH,
  MOLD FLASH SHALL NOT EXCEED 0.006"[0.15mm] PER END.
  DIMENSION "E", "E1" DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010"[0.25mm] PER SIDE. 4. DIMENSION "b" DOES NOT INCLUDE DAMBAR PROTRUSION.
- ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.003"[0.08mm].



# 12. Revision History

Revision	Date	Change History
A	12/2016	Initial release of AT25QL321A datasheet.
В	02/2017	Updated Note 1 on Table 8.1.
С	05/2017	Added clarification to Write Status Register (01h) description. Updated document status from Advanced to Complete.
D	11/2022	Applied new corporate template to document.  Added physical block size information to Section 1, Introduction.  Removed the 208-mil SOIC package option in Section 10 and Section 11.  In Section 2, changed "Wide and Narrow 8-SOIC" to "Narrow 8-SOIC."  Added the following note to the description of the 75h command: "A read operation from an 8-Mbit area (referred to as a physical block) that includes a suspended area might provide unreliable data. For the definition of the physical block and for the techniques to ensure high data integrity, see application note AN-500."  Changed "AT25QL3221-SUE-T" to "AT25QL321-MHE-T" in Section 10.  Removed the "S" from Package Options in Section 10.  Removed "AT25QL321-SUE-T" from Ordering Code in Section 10.  Removed "8S4" from Package Type in Section 10.  Indicated throughout that QE = 1 is the factory default.  Removed mention of RESET from Table 1, Pin Descriptions.  Changed the descriptions of WP and HOLD in Table 1.  Added the following to the end of the CS description in Table 1: "To ensure correct power-up sequencing, it is recommended to add a 10k Ohm pull-up resistor from CS to V <sub>CC</sub> . This ensures CS ramps together with V <sub>CC</sub> during power-up."  Removed 1 MHz row for Current Read from table in Section 9.6.  Added typical values for ICC3 rows of table in Section 9.6.  Changed description of opcode 90h (Section 8.25).
E	02/2023	Added the 208-mil SOIC package option.  Removed the 150-mil SOIC package option.  Updated the WLCSP POD.

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/



## 单击下面可查看定价,库存,交付和生命周期等信息

>>Renesas(瑞萨)