Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com/inquiry.
Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



R8C/26 Group, R8C/27 Group SINGLE-CHIP 16-BIT CMOS MCU

REJ03B0168-0210 Rev.2.10 Sep 26, 2008

1. **Overview**

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C CPU core, and are packaged in a 32-pin molded-plastic LQFP. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed.

Furthermore, the R8C/27 Group has on-chip data flash (1 KB \times 2 blocks).

The difference between the R8C/26 Group and R8C/27 Group is only the presence or absence of data flash. Their peripheral functions are the same.

1.1 **Applications**

Electronic household appliances, office equipment, audio equipment, consumer products, automotive, etc.



1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/26 Group and Table 1.2 outlines the Functions and Specifications for R8C/27 Group.

Table 1.1 Functions and Specifications for R8C/26 Group

ODLI	Item	Specification
CPU	Number of	89 instructions
	fundamental	
	instructions Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version)
	execution time	62.5 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (MINER THAIL K VERSION)
	execution time	100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)
	Operating mode	Single-chip
	Address space	1 Mbyte
5	Memory capacity	Refer to Table 1.3 Product Information for R8C/26 Group
Peripheral	Ports	I/O ports: 25 pins, Input port: 3 pins
Functions	LED drive ports	I/O ports: 8 pins (N, D version)
	Timers	Timer RA: 8 bits x 1 channel
		Timer RB: 8 bits x 1 channel
		(Each timer equipped with 8-bit prescaler)
		Timer RC: 16 bits x 1 channel
		(Input capture and output compare circuits)
		Timer RE: With real-time clock and compare match function
		(For J, K version, compare match function only.)
	Serial interfaces	2 channels (UART0, UART1)
		Clock synchronous serial I/O, UART
	Clock synchronous	1 channel
	serial interface	I ² C bus Interface ⁽¹⁾
		Clock synchronous serial I/O with chip select
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer	15 bits x 1 channel (with prescaler)
	Transmission	Start-on-reset selectable
	Interrupts	Internal: 15 sources, External: 4 sources,
		Software: 4 sources, Priority levels: 7 levels
	Clock generation	3 circuits
	circuits	XIN clock generation circuit (with on-chip feedback resistor)
		On-chip oscillator (high speed, low speed)
		High-speed on-chip oscillator has a frequency adjustment function
		XCIN clock generation circuit (32 kHz) (N, D version)
		Real-time clock (timer RE) (N, D version)
	Oscillation-stopped	XIN clock oscillation stop detection function
	detector	7.114 Glock Goomation Gtop actodion function
	Voltage detection	On-chip
	circuit	Off only
	Power-on reset circuit	On-chip
Electrical	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)
Characteristics	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other trial it version)
Characteristics		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)
		VCC = 2.2 to 5.5 V (f(XIN) = 10 MHz) (N, D version)
	Current consumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
	(N, D version)	Typ. 6 mA (VCC = 3.0 V , f(XIN) = 20 MHz)
	(IV, D Version)	Typ. 2.0 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)
		Typ. 0.7 μ A (VCC = 3.0 V, wait mode (I(XCIN) = 32 KHz)
Flash Memory	Programming and	VCC = 2.7 to 5.5 V
i idəli ivi c ililliy	erasure voltage	V 00 - 2.7 (0 0.0 V
	Programming and	100 times
		100 tillies
On a ratio = A!-	erasure endurance	20 to 95°C (N version)
Operating Ambie	int remperature	-20 to 85°C (N version)
		-40 to 85°C (D, J version) ⁽²⁾ , -40 to 125°C (K version) ⁽²⁾
Package		32-pin molded-plastic LQFP

- 1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.
- 2. Specify the D, K version if D, K version functions are to be used.



Table 1.2 Functions and Specifications for R8C/27 Group

Item		Specification		
CPU	Number of fundamental	89 instructions		
	instructions			
	Minimum instruction	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) (other than K version)		
	execution time	62.5 ns (f(XIN) = 16 MHz, VCC = 3.0 to 5.5 V) (K version)		
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)		
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) (N, D version)		
	Operating mode	Single-chip		
	Address space	1 Mbyte		
	Memory capacity	Refer to Table 1.4 Product Information of R8C/27 Group		
Peripheral	Ports	I/O ports: 25 pins, Input port: 3 pins		
Functions	LED drive ports	I/O ports: 8 pins (N, D version)		
	Timers	Timer RA: 8 bits x 1 channel		
		Timer RB: 8 bits x 1 channel		
		(Each timer equipped with 8-bit prescaler)		
		Timer RC: 16 bits x 1 channel		
		(Input capture and output compare circuits)		
		Timer RE: With real-time clock and compare match function		
		(For J, K version, compare match function only.)		
	Serial interfaces	2 channels (UART0, UART1)		
		Clock synchronous serial I/O, UART		
	Clock synchronous	1 channel		
	serial interface	I ² C bus Interface ⁽¹⁾		
		Clock synchronous serial I/O with chip select		
	LIN module	Hardware LIN: 1 channel (timer RA, UART0)		
	A/D converter	10-bit A/D converter: 1 circuit, 12 channels		
	Watchdog timer	15 bits x 1 channel (with prescaler)		
		Start-on-reset selectable		
	Interrupts	Internal: 15 sources, External: 4 sources,		
		Software: 4 sources, Priority levels: 7 levels		
	Clock generation	3 circuits		
	circuits	XIN clock generation circuit (with on-chip feedback resistor)		
		On-chip oscillator (high speed, low speed)		
		High-speed on-chip oscillator has a frequency adjustment function		
		XCIN clock generation circuit (32 kHz) (N, D version)		
		Real-time clock (timer RE) (N, D version)		
	Oscillation-stopped	XIN clock oscillation stop detection function		
	detector			
	Voltage detection circuit	On-chip		
	Power-on reset circuit	On-chip		
Electrical	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) (other than K version)		
Characteristics		VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz) (K version)		
		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)		
		VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz) (N, D version)		
	Current consumption	Typ. 10 mA (VCC = 5.0 V , $f(XIN) = 20 \text{ MHz}$)		
	(N, D version)	Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)		
		Typ. 2.0 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)		
Clock Marie	Due avec es in a l	Typ. 0.7 μA (VCC = 3.0 V, stop mode)		
Flash Memory	Programming and	VCC = 2.7 to 5.5 V		
	erasure voltage	40,000 times (data flash)		
	Programming and	10,000 times (data flash)		
O	erasure endurance	1,000 times (program ROM)		
Operating Ambie	nt remperature	-20 to 85°C (N version)		
_		-40 to 85°C (D, J version) ⁽²⁾ , -40 to 125°C (K version) ⁽²⁾		
Package		32-pin molded-plastic LQFP		

- 1. I^2C bus is a trademark of Koninklijke Philips Electronics N. V.
- 2. Specify the D, K version if D, K version functions are to be used.



1.3 Block Diagram

Figure 1.1 shows a Block Diagram.




Figure 1.1 Block Diagram

1.4 Product Information

Table 1.3 lists the Product Information for R8C/26 Group and Table 1.4 lists the Product Information for R8C/27 Group.

Table 1.3 Product Information for R8C/26 Group

Current of Sep. 2008

Part No.	ROM	RAM	Dookogo Typo	Remarks	
Part No.	Capacity	Capacity	Package Type	Re	marks
R5F21262SNFP	8 Kbytes	512 bytes	PLQP0032GB-A	N version	
R5F21264SNFP	16 Kbytes	1 Kbyte	PLQP0032GB-A]	
R5F21265SNFP	24 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21266SNFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21262SDFP	8 Kbytes	512 bytes	PLQP0032GB-A	D version	
R5F21264SDFP	16 Kbytes	1 Kbyte	PLQP0032GB-A]	
R5F21265SDFP	24 Kbytes	1.5 Kbytes	PLQP0032GB-A]	
R5F21266SDFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A]	
R5F21264JFP	16 Kbytes	1 Kbyte	PLQP0032GB-A	J version	
R5F21266JFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21264KFP	16 Kbytes	1 Kbyte	PLQP0032GB-A	K version	
R5F21266KFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A]	
R5F21262SNXXXFP	8 Kbytes	512 bytes	PLQP0032GB-A	N version	Factory
R5F21264SNXXXFP	16 Kbytes	1 Kbyte	PLQP0032GB-A]	programming
R5F21265SNXXXFP	24 Kbytes	1.5 Kbytes	PLQP0032GB-A]	product ⁽¹⁾
R5F21266SNXXXFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A]	
R5F21262SDXXXFP	8 Kbytes	512 bytes	PLQP0032GB-A	D version	1
R5F21264SDXXXFP	16 Kbytes	1 Kbyte	PLQP0032GB-A]	
R5F21265SDXXXFP	24 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21266SDXXXFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21264JXXXFP	16 Kbytes	1 Kbyte	PLQP0032GB-A	J version]
R5F21266JXXXFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A		
R5F21264KXXXFP	16 Kbytes	1 Kbyte	PLQP0032GB-A	K version	1
R5F21266KXXXFP	32 Kbytes	1.5 Kbytes	PLQP0032GB-A	1	

NOTE:

1. The user ROM is programmed before shipment.




Figure 1.2 Part Number, Memory Size, and Package of R8C/26 Group

Table 1.4 Product Information for R8C/27 Group

Current of Sep. 2008

	ROM C		ROM Capacity		RAM		Remarks	
Part No.	Program ROM	Data flash	Capacity	Package Type				
R5F21272SNFP	8 Kbytes	1 Kbyte x 2	512 bytes	PLQP0032GB-A	N version			
R5F21274SNFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A				
R5F21275SNFP	24 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A				
R5F21276SNFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A				
R5F21272SDFP	8 Kbytes	1 Kbyte × 2	512 bytes	PLQP0032GB-A	D version			
R5F21274SDFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A				
R5F21275SDFP	24 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A				
R5F21276SDFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A				
R5F21274JFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	J version			
R5F21276JFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A				
R5F21274KFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A	K version			
R5F21276KFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A				
R5F21272SNXXXFP	8 Kbytes	1 Kbyte × 2	512 bytes	PLQP0032GB-A	N version	Factory		
R5F21274SNXXXFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A		programming		
R5F21275SNXXXFP	24 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A		product ⁽¹⁾		
R5F21276SNXXXFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A				
R5F21272SDXXXFP	8 Kbytes	1 Kbyte × 2	512 bytes	PLQP0032GB-A	D version			
R5F21274SDXXXFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A				
R5F21275SDXXXFP	24 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A				
R5F21276SDXXXFP	32 Kbytes	1 Kbyte × 2	1.5 Kbytes	PLQP0032GB-A				
R5F21274JXXXFP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLQP0032GB-A	J version			
R5F21276JXXXFP	32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A				
R5F21274KXXXFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0032GB-A	K version			
R5F21276KXXXFP	32 Kbytes	1 Kbyte x 2	1.5 Kbytes	PLQP0032GB-A				

^{1.} The user ROM is programmed before shipment.




Figure 1.3 Part Number, Memory Size, and Package of R8C/27 Group

1.5 Pin Assignments

Figure 1.4 shows Pin Assignments (Top View).




Figure 1.4 Pin Assignments (Top View)

1.6 Pin Functions

Table 1.5 lists Pin Functions.

Table 1.5 Pin Functions

Type	Symbol	I/O Type	Description
Power supply input	VCC, VSS	I	Apply 2.2 to 5.5 V (J, K version are 2.7 to 5.5 V) to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	I	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the
XIN clock output	XOUT	0	XIN and XOUT pins. To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XCIN clock input (N, D version)	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output (N, D version)	XCOUT	0	pins. To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	$\overline{\text{INT0}}, \overline{\text{INT1}}, \overline{\text{INT3}}$	I	INT interrupt input pins
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAO	0	Timer RA output pin
	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Sharing output-compare output / input-capture input / PWM / PWM2 output pins
Timer RE	TREO	0	Timer RE output pin
Serial interface	CLK0, CLK1	I/O	Clock I/O pin
	RXD0, RXD1	I	Receive data input pin
	TXD0, TXD1	0	Transmit data output pin
I ² C bus interface	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
Clock synchronous	SSI	I/O	Data I/O pin
serial I/O with chip select	SCS	I/O	Chip-select signal I/O pin
Select	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
I/O port	P0_0 to P0_7, P1_0 to P1_7, P3_1, P3_3 to P3_7, P4_5, P5_3, P5_4	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P1_0 to P1_7 also function as LED drive ports (N, D version).
Input port	P4_2, P4_6, P4_7	I	Input-only ports

I: Input

O: Output

I/O: Input and output



Table 1.6 Pin Name Information by Pin Number

			I/O Pin Functions for of Peripheral Modules					
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	I ² C bus Interface	A/D Converter
1		P3_5		(TRCIOD) ⁽¹⁾		SSCK	SCL	
2		P3_7		TRAO	RXD1/ (TXD1) ^(1, 3)	SSO		
3	RESET							
4	XOUT/XCOUT ⁽²⁾	P4_7						
5	VSS/AVSS							
6	XIN/XCIN(2)	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0		(RXD1) ^(1, 3)			
10		P1_7	INT1	TRAIO				
11		P3_6	(INT1) ⁽¹⁾		(TXD1)/ (RXD1) ^(1, 3)			
12		P3_1		TRBO				
13		P5_4		TRCIOD				
14		P5_3		TRCIOC				
15		P1_6			CLK0	(SSI) ⁽¹⁾		
16		P1_5	(INT1)(1)	(TRAIO) ⁽¹⁾	RXD0			
17		P1_4			TXD0			
18		P1_3	KI3	(TRBO)				AN11
19		P1_2	KI2	TRCIOB				AN10
20	VRFF	P4_2						
21		P1_1	KI1	TRCIOA/ TRCTRG				AN9
22		P1_0	KI0					AN8
23		P3_3	ĪNT3	TRCCLK		SSI		
24		P3_4		(TRCIOC) ⁽¹⁾		SCS	SDA	
25		P0_7						AN0
26		P0_6						AN1
27		P0_5			CLK1			AN2
28		P0_4		TREO				AN3
29		P0_3						AN4
30		P0_2						AN5
31		P0_1						AN6
32		P0_0			(TXD1) ^(1, 3)			AN7

- 1. This can be assigned to the pin in parentheses by a program.
- 2. XCIN, XCOUT can be used only for N or D version.
- 3. For the combination of using pins TXD1 and RXD1, refer to **Figure 15.7 Registers PINSR1 and PMR** of Hardware Manual (REJ09B0278).

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 to be used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 **Carry Flag (C)**

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

3. Memory

3.1 R8C/26 Group


Figure 3.1 is a Memory Map of R8C/26 Group. The R8C/26 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

Part Number	Internal ROM		Internal RAM	
Fait Number	Size	Address 0YYYYh	Size	Address 0XXXXh
R5F21262SNFP, R5F21262SDFP,	8 Kbytes	0E000h	512 bytes	005FFh
R5F21262SNXXXFP, R5F21262SDXXXFP	o Royles	OLOGOTI	312 bytes	0031111
R5F21264SNFP, R5F21264SDFP,				
R5F21264JFP, R5F21264KFP,	16 Kbytes	0C000h	1 Kbyte	007FFh
R5F21264SNXXXFP, R5F21264SDXXXFP,	10 Rbytes	OCCOUNT	Tribyto	0071111
R5F21264JXXXFP, R5F21264KXXXFP				
R5F21265SNFP, R5F21265SDFP	24 Kbytes	0A000h	1.5 Kbytes	009FFh
R5F21265SNXXXFP, R5F21265SDXXXFP	24 Noytes	UAUUUII	1.5 Rbytes	0091111
R5F21266SNFP, R5F21266SDFP,				
R5F21266JFP, R5F21266KFP,	32 Kbytes	08000h	1.5 Kbytes	009FFh
R5F21266SNXXXFP, R5F21266SDXXXFP,	32 Royles	0000011	1.5 Rbytes	0031111
R5F21266JXXXFP, R5F21266KXXXFP				

Figure 3.1 Memory Map of R8C/26 Group

3.2 R8C/27 Group

Figure 3.2 is a Memory Map of R8C/27 Group. The R8C/27 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.


The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



- 1. Data flash block A (1 Kbyte) and B (1 Kbyte) are shown.
- 2. The blank regions are reserved. Do not access locations in these regions.

Dord Mousehous	Internal ROM		Internal RAM	
Part Number	Size	Address 0YYYYh	Size	Address 0XXXXh
R5F21272SNFP, R5F21272SDFP,	0 Khyton	0E000h	E12 byton	005FFh
R5F21272SNXXXFP, R5F21272SDXXXFP	8 Kbytes	000011	512 bytes	003FFII
R5F21274SNFP, R5F21274SDFP,				
R5F21274JFP, R5F21274KFP,	16 Khyton	0C000h	1 Kbyte	007FFh
R5F21274SNXXXFP, R5F21274SDXXXFP,	16 Kbytes	000011	TAbyte	0071111
R5F21274JXXXFP, R5F21274KXXXFP				
R5F21275SNFP, R5F21275SDFP,	24 Khytos	0A000h	1.5 Khytos	009FFh
R5F21275SNXXXFP, R5F21275SDXXXFP	24 Kbytes	UAUUUII	1.5 Kbytes	009FF11
R5F21276SNFP, R5F21276SDFP,				
R5F21276JFP, R5F21276KFP,	22 Khyton	08000h	1 E Khyton	009FFh
R5F21276SNXXXFP, R5F21276SDXXXFP,	32 Kbytes	0000011	1.5 Kbytes	009FFII
R5F21276JXXXFP, R5F21276KXXXFP				

Figure 3.2 Memory Map of R8C/27 Group

Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Table 4.1 SFR Information (1)⁽¹⁾

Address	Register	Symbol	After reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			00h
0013h	Address Match Interrupt Enable Register	AIER	00h
0014h	Address Match Interrupt Register 1	RMAD1	00h
0015h			00h
0016h			00h
0017h			
0018h			
0019h			
001Ah 001Bh			
001Bh	Count Course Protection Made Pagister	CSPR	00h
00 ICh	Count Source Protection Mode Register	CSPR	
001Dh			10000000b ⁽²⁾
001Dh 001Eh			
001En			
001FII			
0020H			
002111 0022h			
0022h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0023h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0024H	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0025h	g Space on one occurator control regions 2	11002	3011
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4 ⁽³⁾	FRA4	When shipping
002Ah	- Ing. Speed St. Only Community Control (Cognition (Cog		
002/th	High-Speed On-Chip Oscillator Control Register 6 ⁽³⁾	FRA6	When shipping
002Bh	High-Speed On-Chip Oscillator Control Register 7 ⁽³⁾	FRA7	When shipping
002Ch	Figur-opeed On-Only Oscillator Control Register 7(9)	1100	TTTICH Shipping
002Dh 002Eh			
002En			
V: Undofined			

X: Undefined

- 1. The blank regions are reserved. Do not access locations in these regions.
- 2. The CSPROINI bit in the OFS register is set to 0.
- 3. In J, K version these regions are reserved. Do not access locations in these regions.

Table 4.2 SFR Information (2)⁽¹⁾

Address	Register	Symbol	After reset
0030h			
0031h	Voltage Detection Register 1 (2)	VCA1	00001000b
0032h	Voltage Detection Register 2 (2)	VCA2	• N, D version 00h ⁽³⁾ 00100000b ⁽⁴⁾ • J, K version 00h ⁽⁷⁾ 01000000b ⁽⁸⁾
0033h			01000000000
0034h			
0035h			
0036h	Voltage Monitor 1 Circuit Control Register (5)	VW1C	• N, D version 00001000b • J, K version 0000X000b ⁽⁷⁾ 0100X001b ⁽⁸⁾
0037h	Voltage Monitor 2 Circuit Control Register (5)	VW2C	00h
0038h	Voltage Monitor 0 Circuit Control Register (6)	VW0C	0000X000b ⁽³⁾ 0100X001b ⁽⁴⁾
0039h			
OUSER			
003Fh 0040h			
0040H			
0041h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU/IIC bus Interrupt Control Register ⁽⁹⁾	SSUIC/IICIC	XXXXX000b
0050h			
0051h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC S1RIC	XXXXX000b
0054h 0055h	UART1 Receive Interrupt Control Register	SIRIC	XXXXX000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0056H	Timer 133 linerrupt Control (Segister	TRAIC	777770000
0057H	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh	, v		
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			
005Fh			
0060h			
0005	1		
006Fh			
0070h	1	L	L
007Fh			
K: Undefined	1	l	

X: Undefined

- 1. The blank regions are reserved. Do not access locations in these regions.
- 2. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register. (J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect this register.
- 3. The LVD0ON bit in the OFS register is set to 1 and hardware reset.
- 4. Power-on reset, voltage monitor 0 reset or the LVD00N bit in the OFS register is set to 0, and hardware reset.
- 5. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3. (J, K version) Software reset, watchdog timer reset, or voltage monitor 2 reset do not affect b2 and b3.
- 6. (N, D version) Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register. (J, K version) These regions are reserved. Do not access locations in these regions.
- 7. The LVD1ON bit in the OFS register is set to 1 and hardware reset.
- 8. Power-on reset, voltage monitor 1 reset, or the LVD10N bit in the OFS register is set to 0 and hardware reset.
- 9. Selected by the IICSEL bit in the PMR register.



Table 4.3 SFR Information (3)⁽¹⁾

Address	Register	Symbol	After reset
0080h	1109,500		7
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0087H			
0089h			
0089h			
008Bh			
008Ch			
008Ch			
008Eh			
008Fh			
0090h			
0090H			
0091h			
0092h 0093h			
0093h 0094h			
0094h 0095h			
0095h			
0097h 0098h			
0098h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh		LIONED	
00A0h	UARTO Transmit/Receive Mode Register	U0MR	00h
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h	LIANTO T	11000	XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Register	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh
00ABh			XXh
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh
00AFh			XXh
00B0h			1
00B1h			
00B2h			1
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h	SS Control Register H / IIC bus Control Register 1 ⁽²⁾	SSCRH / ICCR1	00h
00B9h	SS Control Register L / IIC bus Control Register 2 ⁽²⁾	SSCRL / ICCR2	01111101b
00BAh	SS Mode Register / IIC bus Mode Register ⁽²⁾	SSMR / ICMR	00011000b
00BBh	SS Enable Register / IIC bus Interrupt Enable Register ⁽²⁾	SSER / ICIER	00h
00BCh	SS Status Register / IIC bus Status Register ⁽²⁾	SSSR / ICSR	00h / 0000X000b
00BDh	SS Mode Register 2 / Slave Address Register ⁽²⁾	SSMR2 / SAR	00h
00BEh		SSTDR / ICDRT	FFh
	SS Transmit Data Register / IIC bus Transmit Data Register(2)		
00BFh X: Undefined	SS Receive Data Register / IIC bus Receive Data Register ⁽²⁾	SSRDR / ICDRR	FFh

X: Undefined

- NOTES:

 1. The blank regions are reserved. Do not access locations in these regions.

 2. Colored by the IICSFL bit in the PMR register.

Table 4.4 SFR Information (4)⁽¹⁾

AD Register	Address	Register	Symbol	After reset
000Ch				
0002h		7VD Register	7.5	
00028h				AAII
000C4h				
00C5h 00C7h 00C8h 00C8				
000C8h				
00C7h 00C8h 00C9h 00C9				
00C8h	00C6h			
00CSh	00C7h			
00CSh	00C8h			-
00CAh 00CCh 00CDh 00Dih 00CCh 00CCCh 00CCh 00CCCh 00CCCh 00CCCh 00CCCh 00CCCh 00CCCCh 00CCCh 00CCCh 00CCCh 00CCCh 00CCCh 00CCCh 00CCCCh 00CCCCh 00CCCCh 00CCCCh 00CCCCCCCCCC	00C9h			
DOCESh				-
DOCCh			+	+
00CDh				
OOCEh				
OOCFh				
OODODh				
00D1h 00D2h 00D3h 00D4h 00D5h 0D5h 00D6h AD Control Register 0 00D7h AD Control Register 1 00D8h 0D8h 00D8h 0D0bh 00D8h 0D0bh 00D8h 0D0bh 00D8h 0D0bh 00D8h 0D0bh 00DBh 0D0bh 00DBh 0D0bh 00DBh 0D0bh 00DBh 0D0bh 00DBh 0D0bh 00Eh 0D0bh 00Eh Port P0 Register 00Eh Port P1 Register 00Eh Port P0 Direction Register 00Eh Port P1 Direction Register 00Eh Port P3 Register 00Eh Port P4 Register 00Eh Port P5 Register 00Eh Port P5 Register 00Eh Port P5 Direction Register 00Eh Port P5 Direction Register 00Eh Port P5 Direction Register 00Eh				
OOD2h	00D0h			
O0D3h	00D1h			
O0D3h	00D2h			
00D4h A/D Control Register 2 00h 00D5h 0D6h 0D6h 00D7h A/D Control Register 1 ADCON0 00h 00D8h 0D09h 00h 00h 00D8h 0D00h 00D0h 00D0h 00D0h 00DCh 00DDh 00D0h				
ODD5h		A/D Control Register 2	ADCON2	00h
O0D6h		7.15 555. (togisto) 2	7.000142	
OOD7h		A/D Control Pogistor 0	ADCONO	00b
00D8h 00D9h 00DAh 00DBh 00DCh 00DDh 00DEh 00DEh 00DFh 00DBh 00E0h 00Eh 00E0h Port P0 Register 00E1h Port P1 Register 00E2h Port P0 Direction Register 00E3h Port P1 Direction Register 00E3h Port P1 Direction Register 00E5h Pot P3 Register 00E6h D0 00E7h Port P3 Direction Register 00E8h Port P4 Register 00E9h Port P5 Register 00E9h Port P5 Register 00E8h Port P5 Direction Register 00EBh Port P5 Direction Register 00EDh 00h 00EBh Port P5 Direction Register 00ECh 00h 00EFh 00h 00EFh 00h 00EFh 00h 00F3h 00F3h 00F4h 00F3h 00F4h 00F3h 00F4h				
00D9h 00DAh 00DBh 00DCh 00DDh 00DDh 00DFh 00DFh 00E0h Port P0 Register P0 00h 00E1h Port P1 Direction Register P1 00h 00E2h Port P1 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h 00Esh Port P3 Register P3 00h 00E6h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 00h 00E8h Port P5 Register P5 00h 00E8h Port P5 Register P5 00h 00E8h Port P5 Direction Register P5 00h 00EBh Port P5 Direction Register PD5 00h 00EBh Port P5 Direction Register PD5 00h 00ECh 00ECh 00E 00E 00ECh 00ECh 00E 00E 00F4h 00F4h 0		A/D Control Register 1	ADCON1	UUN
00DAh 00DBh 00DCh 00DDh 00DEh 00DFh 00DFh 00DFh 00E0h Port P0 Register P0 00E1h Port P1 Register P1 00E2h Port P0 Direction Register PD0 00E3h Port P1 Direction Register PD1 00E3h Port P3 Register P3 00E5h Port P3 Register P3 00E7h Port P3 Direction Register PD3 00E7h Port P4 Register P4 00E8h Port P4 Register P4 00EAh Port P5 Register P5 00EAh Port P4 Direction Register PD4 00EAh Port P5 Direction Register PD5 00E0h Port P5 Direction Register PD5 00ECh 00EDh 00h 00EDh 00F 00h 00EDh 00F 00F 00EDh 00F 00F 00F3h 00F4h 00F4h				
00DBh 00DCh 00DDh 00DFh 00DFh 00E0h Port P0 Register P0 00E1h Port P1 Register P1 00E2h Port P0 Direction Register PD0 00E3h Port P1 Direction Register PD1 00E4h 00E5h Port P3 Register P3 00E6h 00E7h Port P3 Direction Register PD3 00E8h Port P4 Register P4 00E9h Port P5 Register P5 00E0h Port P5 Direction Register PD4 00E0h Port P5 Direction Register PD5 00E0h 00E0h <t< td=""><td></td><td></td><td></td><td></td></t<>				
00DCh 00DDh 00DFh 00E0h Port P0 Register P0 00h 00E1h Port P1 Register P1 00h 00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h 00E5h Port P3 Register P3 00h 00E6h 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 00h 00E9h Port P5 Register P5 00h 00EAh Port P5 Direction Register PD5 00h 00EAh Port P5 Direction Register PD5 00h 00EAh Port P5 Direction Register PD5 00h 00E0h 00E0h 00E0h 00F0h	00DAh			
00DEh 00DEh 00DFh 00DEh 00E0h Port P0 Register P0 00h 00E1h Port P1 Register P1 00h 00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h P0 00h 00h 00E5h Port P3 Register P3 00h 00E7h Port P3 Direction Register P4 00h 00E8h Port P4 Register P4 00h 00EAh Port P4 Direction Register P5 00h 00EAh Port P4 Direction Register PD4 00h 00EBh Port P5 Direction Register PD5 00h 00ECh 00EDh 00EDh 00EDh 00E7h 00F0h 00F0h 00F0h 00F2h 00F3h 00F0h 00F0h 00F3h 00F4h 00F4h 00F4h	00DBh			
00DEh 00DFh 00E0h Port P0 Register 00E1h Port P1 Register 00E2h Port P0 Direction Register 00E3h Port P1 Direction Register 00E4h PD1 00E4h POD0 00E5h Port P3 Register 00E6h P3 00E7h Port P3 Direction Register 00E7h Port P4 Register 00E9h Port P5 Register 00EAh Port P4 Direction Register 00EAh Port P5 Direction Register 00EBh Port P5 Direction Register 00ECh 00h 00EEh 00b 00EFh 00Eh 00EFh 00F0h 00F1h 00F3h 00F3h 00F4h	00DCh			1
00DEh 00DFh 00E0h Port P0 Register 00E1h Port P1 Register 00E2h Port P0 Direction Register 00E3h Port P1 Direction Register 00E4h PD1 00E4h POD0 00E5h Port P3 Register 00E6h P3 00E7h Port P3 Direction Register 00E7h Port P4 Register 00E9h Port P5 Register 00EAh Port P4 Direction Register 00EAh Port P5 Direction Register 00EBh Port P5 Direction Register 00ECh 00h 00EEh 00b 00EFh 00Eh 00EFh 00F0h 00F1h 00F3h 00F3h 00F4h	00DDh			
00DFh 00E0h Port P0 Register P0 00h 00E1h Port P1 Register P1 00h 00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h 00E5h Port P3 Register P3 00h 00E6h 00E7h Port P3 Direction Register PA 00h 00E8h Port P4 Register P4 00h 00E9h Port P5 Register P5 00h 00EAh Port P4 Direction Register PD4 00h 00EBh Port P5 Direction Register PD5 00h 00ECh 00E0h 00h 00h 00EFh 00Eh 00Eh 00Eh 00F1h 00F2h 00F3h 00F3h 00F4h 00F4h 00F4h 00F4h				+
00E0h Port P0 Register P0 00h 00E1h Port P1 Register P1 00h 00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h 00E5h Port P3 Register P3 00h 00E6h 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 00h 00E9h Port P5 Register P5 00h 00EAh Port P4 Direction Register PD4 00h 00EBh Port P5 Direction Register PD5 00h 00ECh 00ECh 00E 00E 00EFh 00F0h 00F0h 00F0h 00F1h 00F2h 00F3h 00F4h				
00E1h Port P1 Register P1 00h 00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h 00E5h Port P3 Register P3 00E7h Port P3 Direction Register PD3 00E8h Port P4 Register P4 00E9h Port P5 Register P5 00EAh Port P4 Direction Register PD4 00EAh Port P5 Direction Register PD5 00ECh 00EDh 00Eh 00Eh 00Eh 00Eh 00Eh 00Eh <td></td> <td>Port DO Posistor</td> <td>DO</td> <td>006</td>		Port DO Posistor	DO	006
00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h 00E5h Port P3 Register P3 00h 00E6h 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 00h 00E9h Port P5 Register P5 00h 00EAh Port P4 Direction Register PD4 00h 00EBh Port P5 Direction Register PD5 00h 00ECh 00EDh 00EDh 00EDh 00EFh 00F0h 00F0h 00F0h 00F1h 00F2h 00F3h 00F4h 00F4h 00F4h 00F4h 00F4h				
00E3h Port P1 Direction Register PD1 00h 00E4h 00E5h Port P3 Register P3 00h 00E6h 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 00h 00E9h Port P5 Register P5 00h 00EAh Port P4 Direction Register PD4 00h 00EBh Port P5 Direction Register PD5 00h 00ECh 00EDh 00EDh 00EDh 00EFh 00F1h 00F1h 00F1h 00F2h 00F3h 00F3h 00F3h				
00E4h Port P3 Register P3 00h 00E6h 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 00h 00E9h Port P5 Register P5 00h 00EAh Port P4 Direction Register PD4 00h 00EBh Port P5 Direction Register PD5 00h 00ECh 00EDh 00 00 00EPh 00F0h 00F0h 00F0h 00F0h 00F1h 00F1h 00F2h 00F3h 00F4h 00F4h 00F4h		Port P0 Direction Register		
00E5h Port P3 Register P3 00h 00E6h 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 00h 00E9h Port P5 Register P5 00h 00EAh Port P4 Direction Register PD4 00h 00EBh Port P5 Direction Register PD5 00h 00ECh 00EDh 00 00 00EFh 00F0h 00F0h 00F0h 00F1h 00F2h 00F3h 00F4h		Port P1 Direction Register	PD1	00h
00E6h 0 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 00h 00E9h Port P5 Register P5 00h 00EAh Port P4 Direction Register PD4 00h 00EBh Port P5 Direction Register PD5 00h 00ECh 00EDh 00EDh 00EDh 00EFh 00F0h 00F0h 00F0h 00F1h 00F2h 00F3h 00F4h	00E4h			
00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 00h 00E9h Port P5 Register P5 00h 00EAh Port P4 Direction Register PD4 00h 00EBh Port P5 Direction Register PD5 00h 00ECh 00EDh 00EDh 00EDh 00EFh 00F0h 00F0h 00F0h 00F1h 00F2h 00F3h 00F4h 00F4h 00F4h 00F4h 00F4h	00E5h	Port P3 Register	P3	00h
00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 00h 00E9h Port P5 Register P5 00h 00EAh Port P4 Direction Register PD4 00h 00EBh Port P5 Direction Register PD5 00h 00ECh 00EDh 00EDh 00EDh 00EFh 00F0h 00F0h 00F0h 00F1h 00F2h 00F3h 00F4h 00F4h 00F4h 00F4h 00F4h	00E6h			
00E8h Port P4 Register P4 00h 00E9h Port P5 Register P5 00h 00EAh Port P4 Direction Register PD4 00h 00EBh Port P5 Direction Register PD5 00h 00ECh 00EDh 00EDh 00EDh 00EFh 00F0h 00F0h 00F0h 00F1h 00F2h 00F3h 00F4h		Port P3 Direction Register	PD3	00h
00E9h Port P5 Register P5 00h 00EAh Port P4 Direction Register PD4 00h 00EBh Port P5 Direction Register PD5 00h 00ECh 00EDh 00EDh 00EDh 00EFh 00F0h 00F0h 00F0h 00F1h 00F2h 00F3h 00F4h 00F4h 00F4h 00F4h 00F4h				
00EAh Port P4 Direction Register PD4 00h 00EBh Port P5 Direction Register PD5 00h 00ECh 00EDh 00EDh 00EDh 00EDh 00EFh 00F0h 00F0h 00F0h 00F1h 00F2h 00F3h 00F4h 00F4h		Port PE Pagister		
00EBh Port P5 Direction Register PD5 00h 00ECh 00EDh 00EDh 00EH 00EH 00EFh 00EFh 00Fh 00Fh <t< td=""><td></td><td></td><td></td><td></td></t<>				
00ECh 00EDh 00EEh 00EFh 00Fh 00F0h 00F1h 00F2h 00F3h				
00EDh 00EEh 00EFh 00F0h 00F1h 00F2h 00F3h 00F4h		Port P5 Direction Register	PD5	UUh
00EEh 00Fh 00F0h 00F1h 00F2h 00F3h 00F4h 00F4h				
00EFh 00F0h 00F1h 00F2h 00F3h 00F4h				
00F0h 00F1h 00F2h 00F3h 00F4h 00F4h	00EEh			
00F0h 00F1h 00F2h 00F3h 00F4h 00F4h	00EFh			
00F1h 00F2h 00F3h 00F4h				
00F2h 00F3h 00F4h				
00F3h 00F4h				
00F4h				
I 00F5h Pin Select Register 1 I PINSR1 I 00h				
00F6h Pin Select Register 2 PINSR2 00h				
00F7h Pin Select Register 3 PINSR3 00h		Pin Select Register 3		00h
00F8h Port Mode Register PMR 00h	00F8h	Port Mode Register	PMR	00h
00F9h External Input Enable Register INTEN 00h				
00FAh INT Input Filter Select Register INTF 00h				
00FBh Key Input Enable Register KIEN 00h				
		ruii-op Control Register 0		
00FDh Pull-Up Control Register 1 PUR1 00h				
00FEh Port P1 Drive Capacity Control Register ⁽²⁾ P1DRR 00h		Port P1 Drive Capacity Control Register ⁽²⁾	P1DRR	00h
00FFh	00FFh			

X: Undefined

- NOTES:

 1. The blank regions are reserved. Do not access locations in these regions.
 - 2. In J, K version these regions are reserved. Do not access locations in these regions.

Table 4.5 SFR Information (5)⁽¹⁾

Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h			
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh	Times register		
0110h			
0111h			
0111h			
0112h			
0113h			
0114h			
0116h			
0116h 0117h			
0117h 0118h	Times DE Cooped Date Degister / Counter Date Degister	TRESEC	00h
	Timer RE Second Data Register / Counter Data Register		
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register ⁽²⁾	TREHR	00h
011Bh	Timer RE Day of Week Data Register ⁽²⁾	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh	Timos No Constantogrator D		FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh	Timos No Sonoral Register O		FFh
012Bh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
	Timer RC Control Register 2	TRCCR2	00011111b
0130H	Timer RC Control Register 2 Timer RC Digital Filter Function Select Register	TRCDF	00011111B
0131h	Timer RC Digital Filter Function Select Register Timer RC Output Master Enable Register	TRCOER	01111111b
0132h 0133h	Time: NO Output Waster Enable Register	INCOER	VIIIIIIU
0134h			
0135h			
0136h			
0137h			
0138h			
0139h			
013Ah			
013Bh			
013Ch			
013Dh			
013Eh			
013Fh			

- The blank regions are reserved. Do not access locations in these regions.
 In J, K version these regions are reserved. Do not access locations in these regions.

SFR Information (6)⁽¹⁾ Table 4.6

Address	Register	Symbol	After reset
0140h	· ·	•	
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014En			
014111 0150h			
0150H			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0170H			
017111 0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			
NOTE:			

1. The blank regions are reserved. Do not access locations in these regions.

Table 4.7 SFR Information (7)⁽¹⁾

0180h 0182h 0182h 0183h 0184h 0185h 0186h 0186h 0186h 0187h 0188h 0198h	Address	Register	Symbol	After reset
0181h 0182h 0183h 0184h 0185h 0185h 0187h 0187h 0188h 0189h 0189h 0189h 0189h 0189h 0189h 0189h 0189h 0199h 0199h 0191h 0191h 0191h 0192h 0193h 0198h		•	,	
0182h 0184h 0184h 0185h 0186h 0186h 0187h 0188h 0189h 0190h 0189h 0190h				
0183h 0185h 0185h 0186h 0187h 0187h 0189h 0189h 0189h 0189h 0189h 0180h 0190h 0190h 0190h 0191h 0192h 0192h 0198h				
0184h 0185h 0186h 0187h 0187h 0188h 0189h 0184h 0184h 0184h 0182h 0193h 0198h				
0185h 0187h 0189h 0189h 0189h 0189h 0189h 0189h 0189h 0190h 0180h 0190h 0190h 0190h 0197h 0197h 0197h 0198h 0199h 0190h				
0186h				
0187h 0189h 0189h 0189h 0180h 0180h 0180h 0180h 0181h 0181h 0190h 0191h 0191h 0192h 0193h 0193h 0193h 0194h 0195h 0196h 0197h 0196h 0197h 0196h 0197h 0196h 0197h 0198h 010Ah				
0188h 0189h 018Dh 018Ch 018Ch 018Ch 018Eh 018Eh 018Eh 018Eh 018Eh 018Eh 018Th 018Oh 019Oh 019Oh 019Ih 019Sh 019Rh 019Sh 01Sh 01Sh 01Sh 01Sh 01Sh 01Sh 01Sh 01				
0189h				
018Ah				
018Bh				
018Ch	018Rh			
018Dh				
018Eh				
018Fh 0191h 0192h 0192h 0193h 0194h 0193h 0194h 0195h 0198h 0198h 0198h 0199h 0198h 0108h 0108				
0190h 0192h 0193h 0193h 0193h 0195h 0196h 0197h 0198h 0199h 0199				
0191h				
0192h 0193h 0194h 0195h 0196h 0197h 0198h 0199h 0199h 0199h 0190h 019Ph 019Ch 019Ph 019Ph 019Ch 019Fh 01Ah 01Ah 01Ah 01Ah 01Ah 01Ah 01Ah 01A				
0193h				
0194h 0195h 0197h 0198h 0199h 0199h 0199h 0198h 0199h 0198h 0199h 0198h 0199h 019Ch 019Ch 019Ph 019Fh 019Fh 0119Fh 0114h 01A2h 01A1h 01A2h 01A3h 01A4h 01A8h 01B8h				
0196h 0197h 0198h 0199h 0198h 0199h 0198h 0199h 0198h 0199h 0198h 0109h 0198h 0101000000000000000000000000000000000	019311			
0198h 0199h 0199h 0199h 0199h 0199h 0199h 0199h 019Ch 019Ch 019Ph 019Fh 019Fh 013Ah 01Ah 01Ah 01Ah 01Ah 01Ah 01Ah 01Ah 01				
0197h 0198h 0199h 0199h 0199h 019Bh 019Ch 019Dh 019Eh 019Fh 0140h 01Ah 01Ah 01Ah 01Ah 01Ah 01Ah 01Ah 01				
0198h 0199h 0199h 019Bh 019Ch 019Dh 019Eh 019Fh 019Fh 01ADh 01A1h 01A2h 01A3h 01A4h 01A5h 01A5h 01A6h 01A7h 01A8h 01A7h 01A8h 01A7h 01A8h 01A7h 01A8h 01A8h 01A7h 01A8h 01A8h 01A8h 01A9h 01A8h 01A9h 01A8h 01B8h				
0199h 019Ah 019Bh 019Ch 019Ch 019Ph 019Ph 019Ph 014Ah 014A	019/h			
0198h 0198h 0190h 0199h 0199h 0199h 0199h 0199h 0199h 0140h 0141h 0142h 0148h 0158h 0168h 01680h 0168h 01680h 0168h 01686h 01686h 01680h 01680h 01686h 01686h 01680h 01680h 01686h 01686h 01680h 01680h 01686h 01680h 01680h 01680h 01686h 01680h 01680h				
019Bh 019Ch 019Bh 019Eh 019Fh 019Fh 01A0h 01A1h 01A2h 01A3h 01A3h 01A4h 01A5h 01A6h 01A7h 01A8h 01A8h 01A9h 01AAh 01ABh 01ABh 01ACh 01AEh 01AEh 01AFh 01B0h 01B0h 01B1h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B5h Flash Memory Control Register 1 FMR1 1000000Xb				
019Ch 019Dh 019Fh 019Fh 01A0h 01A1h 01A2h 01A3h 01A3h 01A4h 01A5h 01A5h 01A6h 01A7h 01A8h 01A8h 01A8h 01A8h 01AAh 01ABh 01ABh 01ABh 01ACh 01ABh 01AEh 01AEh 01AFh 01B0h 01B0h 01B1h 01B2h 01B3h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B6h Flash Memory Control Register 1 FMR1 10000000xb	019Ah			
019Dh 019Eh 019Fh 019Fh 0100000000000000000000000000000000000				
019Eh 019Fh 01A0h 01A0h 01A1h 01A2h 01A3h 01A3h 01A6h 01A5h 01A6h 01A7h 01A8h 01A8h 01A8h 01A8h 01ABh 01ABh 01ACh 01ACh 01AEh 01AFh 01B0h 01B1h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B5h Flash Memory Control Register 1 FMR1 10000000b				
019Fh 01A0h 01A1h 01A1h 01A2h 01A3h 01A3h 01A4h 01A5h 01A6h 01A6h 01A7h 01A8h 01A9h 01A9h 01AAh 01AAh 01AAh 01ABh 01ACh 01ABh 01ACh 01AEh 01AEh 01AFh 01B0h 01B1h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000xb				
01A0h 01A1h 01A2h 01A3h 01A4h 01A5h 01A6h 01A7h 01A7h 01A8h 01A9h 01A9h 01AAh 01ABh 01ACh 01ACh 01AFh 01AFh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh Flash Memory Control Register 4 01Bh Flash Memory Control Register 1 01Bh FMR1 10000000Xb				
01A1h 01A2h 01A3h 01A4h 01A5h 01A6h 01A7h 01A8h 01A9h 01AAh 01ACh 01ACh 01AFh 01B0h 01B1h 01B2h 01B4h 01B5h Flash Memory Control Register 1 FMR1 10000000xb				
01A2h 01A3h 01A4h 01A5h 01A6h 01A6h 01A7h 01A8h 01A9h 01AAh 01A8h 01AAh 01ABh 01ABh 01ACh 01ACh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B5h Flash Memory Control Register 1 FMR1 1000000Xb				
01A3h 01A4h 01A5h 01A6h 01A6h 01A7h 01A8h 01A9h 01AAh 01AAh 01ABh 01ACh 01ACh 01ADh 01AEh 01AFh 01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B5h Flash Memory Control Register 1 FMR1 10000000b				
01A4h 01A5h 01A6h 01A6h 01A7h 01A8h 01A9h 01B9h 01B9h <td< td=""><td>01A2h</td><td></td><td></td><td></td></td<>	01A2h			
01A5h 01A6h 01A7h 01A8h 01A9h 01A9h 01AAh 01ABh 01ACh 01ACh 01ACh 01ACh 01AFh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h Flash Memory Control Register 4 01B5h Flash Memory Control Register 1 01B6h FMR1 10000000Xb	01A3h			
01A6h 01A7h 01A8h 01A8h 01A9h 01A8h 01ABh 01ABh 01ACh 01ACh 01ADh 01AEh 01AFh 01B0h 01B0h 01B1h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B5h Flash Memory Control Register 1 FMR1 10000000xb 01B6h 01B6h TMR1 10000000xb	01A4h			
01A7h 01A8h 01A9h 01A9h 01AAh 01ABh 01ABh 01ACh 01ACh 01ADh 01AEh 01AEh 01AFh 01B0h 01B1h 01B1h 01B2h Flash Memory Control Register 4 01B4h Flash Memory Control Register 1 01B5h Flash Memory Control Register 1 01B6h FMR1 10000000Xb	01A5h			
01A8h 01A9h 01AAh 01ABh 01ABh 01ABh 01ACh 01ACh 01ADh 01AEh 01AFh 01B0h 01B0h 01B1h 01B2h 01B3h 01B4h Flash Memory Control Register 4 01B5h Flash Memory Control Register 1 01B6h FMR1 10000000Xb	01A6h			
01A9h 01AAh 01ABh 01ABh 01ACh 01ACh 01ADh 01AEh 01AFh 01Bh 01B0h 01Bh 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb	01A7h			
01A9h 01AAh 01ABh 01ABh 01ACh 01ACh 01ADh 01AEh 01AFh 01Bh 01B0h 01Bh 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb	01A8h			
01AAh 01ABh 01ACh 01ACh 01ADh 01AEh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B5h Flash Memory Control Register 1 FMR1 1000000Xb	01A9h			
01ABh 01ACh 01ADh 01ADh 01AEh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B6h FMR1 1000000Xb				
01ACh 01ADh 01AEh 01AEh 01AFh 01Bh 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B6h FMR1 1000000Xb	01ABh			
01ADh 01AEh 01AFh 01AFh 01B0h 01B1h 01B2h 01B3h 01B3h Flash Memory Control Register 4 FMR4 010000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 10000000xb 01B6h 01B6h FMR1 10000000xb	01ACh			
01AEh 01AFh 01B0h 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B6h FMR1 1000000Xb	01ADh			
01AFh 01B0h 01B1h 01B1h 01B2h 01B3h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B6h FMR1 1000000Xb	01AEh			
01B0h 01B1h 01B2h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B6h FMR1 1000000Xb	01AFh			
01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B6h FMR1 1000000Xb	01B0h			
01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B6h FMR1 1000000Xb				
01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 50	01B2h			
01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h	01B3h	Flash Memory Control Register 4	FMR4	01000000b
01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h Image: FMR1 minimal control register 1 minimal control register 2 minimal control register 2 minimal control register 3 minimal cont	01B3H	Tradit Monory Control Register +	1 1411 1-7	0.000000
01B6h	01856	Flash Memory Control Register 1	FMR1	1000000Yh
OLDOI COLOR	010011	Traditividinary Control Register 1	1 IVIIX I	100000000
I DIRKO I Floed Moment Control Pegieter () I EMDA I DOCCOOMS	01B6f1 01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B/h Plasti Methory Control Register 0 PMR0 00000001B		i idan memory control neglater o	1 IVIINU	000000010
O LOGI	01000			
01B9h	01B9N			
01BAh	01BAh			
01BBh	01BBh			
01BCh	01BCh			
01BDh	01BDh			
01BEh	01BEh			
01BFh	01BFh			

FFFFh Option Function Select Register OFS (Note 2)

X: Undefined

- 1. The blank regions are reserved. Do not access locations in these regions.
- 2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

5. Electrical Characteristics

5.1 N, D Version

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 Recommended Operating Conditions

Cumbal	Parameter		Conditions		Standard		l loit
Symbol	ŗ	rarameter	Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage			2.2	=	5.5	V
Vss/AVss	Supply voltage			=	0	=	V
VIH	Input "H" voltage			0.8 Vcc	=	Vcc	V
VIL	Input "L" voltage			0	=	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		-	1	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		-	-	-80	mA
IOH(peak)	Peak output "H"	Except P1_0 to P1_7		=	=	-10	mΑ
	current	P1_0 to P1_7		=	=	-40	mΑ
IOH(avg)	Average output	Except P1_0 to P1_7		-	-	-5	mΑ
	"H" current	P1_0 to P1_7		-	-	-20	mΑ
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	_	160	mA
IOL(sum)	Average sum output "L" currents	Sum of all pins IOL(avg)		-	-	80	mA
IOL(peak)	Peak output "L"	Except P1_0 to P1_7		-	-	10	mA
	currents	P1_0 to P1_7		-		40	mA
IOL(avg)	Average output	Except P1_0 to P1_7		-	-	5	mΑ
	"L" current	P1_0 to P1_7		-	-	20	mΑ
f(XIN)	XIN clock input osc	illation frequency	3.0 V ≤ Vcc ≤ 5.5 V	0	=	20	MHz
			2.7 V ≤ Vcc < 3.0 V	0	=	10	MHz
			2.2 V ≤ Vcc < 2.7 V	0	=	5	MHz
f(XCIN)	XCIN clock input of		2.2 V ≤ Vcc ≤ 5.5 V	0	Î	70	kHz
=	System clock	OCD2 = 0	3.0 V ≤ Vcc ≤ 5.5 V	0	=	20	MHz
		XIN clock selected	2.7 V ≤ Vcc < 3.0 V	0	=	10	MHz
			2.2 V ≤ Vcc < 2.7 V	0	=	5	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	_	125	-	kHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 3.0 V ≤ Vcc ≤ 5.5 V	_	-	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.7 V ≤ Vcc ≤ 5.5 V	_	=	10	MHz
NOTEC:			FRA01 = 1 High-speed on-chip oscillator clock selected 2.2 V ≤ Vcc ≤ 5.5 V	_	-	5	MHz

- 1. Vcc = 2.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.



racteristics
ì

Symbol	Parameter	Conditions	Standard			Unit	
Symbol		raiametei	Conditions		Тур.	Max.	Offic
-	Resolution		Vref = AVCC	=	-	10	Bits
-	Absolute	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	=	-	±3	LSB
	accuracy	8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	=	-	±2	LSB
		10-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	=	-	±5	LSB
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	=	-	±2	LSB
		10-bit mode	φAD = 5 MHz, Vref = AVCC = 2.2 V	=	-	±5	LSB
		8-bit mode	φAD = 5 MHz, Vref = AVCC = 2.2 V	=	-	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	-	μS
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	-	μS
Vref	Reference voltag	e		2.2	-	AVcc	V
VIA	Analog input volta	age ⁽²⁾		0	=	AVcc	V
-	A/D operating	Without sample and hold	Vref = AVCC = 2.7 to 5.5 V	0.25	-	10	MHz
	clock frequency	With sample and hold	Vref = AVCC = 2.7 to 5.5 V	1	-	10	MHz
		Without sample and hold	Vref = AVCC = 2.2 to 5.5 V	0.25	-	5	MHz
		With sample and hold	Vref = AVCC = 2.2 to 5.5 V	1	-	5	MHz

- 1. AVcc = 2.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in




Figure 5.1 Ports P0, P1, and P3 to P5 Timing Measurement Circuit

Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
=	Program/erase endurance ⁽²⁾	R8C/26 Group	100 ⁽³⁾	=	=	times
		R8C/27 Group	1,000(3)	=	_	times
=	Byte program time		=	50	400	μs
_	Block erase time		-	0.4	9	S
td(SR-SUS)	Time delay from suspend request until		-	_	97 + CPU clock	μS
	suspend				× 6 cycles	
_	Interval from erase start/restart until following suspend request		650	_	_	μ\$
=	Interval from program start/restart until following suspend request		0	=	-	ns
-	Time from suspend until program/erase restart		=	-	3 + CPU clock × 4 cycles	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.2	-	5.5	V
=	Program, erase temperature		0	-	60	°C
_	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	_	-	year

- NOTES:

 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
 - 2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics⁽⁴⁾

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
=	Program/erase endurance ⁽²⁾		10,000(3)	-	-	times
=	Byte program time (program/erase endurance ≤ 1,000 times)		=	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	9	S
=	Block erase time (program/erase endurance > 1,000 times)		=	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		=	_	97 + CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	-	_	μS
_	Interval from program start/restart until following suspend request		0	-	_	ns
=	Time from suspend until program/erase restart		-	-	3 + CPU clock × 4 cycles	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.2	-	5.5	V
=	Program, erase temperature		-20 ⁽⁸⁾	-	85	°C
_	Data hold time ⁽⁹⁾	Ambient temperature = 55°C	20	-	-	year

- 1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. -40°C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Syllibol	Falametei	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level		2.2	2.3	2.4	V
=	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		-	=	300	μS
Vccmin	MCU operating voltage minimum value		2.2	=	-	V

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level ⁽⁴⁾		2.70	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time ⁽²⁾		_	40	_	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		=	=	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

Cymphol	Deservator	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level		3.3	3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time ⁽²⁾		_	40	_	μS
=	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		II	=	100	μ\$


- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- $2. \ \ \text{Time until the voltage monitor 2 interrupt request is generated after the voltage passes $V_{\text{det}2}$. }$
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.



Table 5.9 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics(3)

Symbol	Parameter	Condition		Unit		
			Min.	Тур.	Max.	Offic
Vpor1	Power-on reset valid voltage ⁽⁴⁾		_	-	0.1	V
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	_	Vdet0	V
trth	External power Vcc rise gradient(2)		20	_	_	mV/msec

- 1. The measurement condition is $T_{OPT} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- This condition (external power Vcc rise gradient) does not apply if Vcc ≥ 1.0 V.
- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if -20°C ≤ Topr ≤ 85°C, maintain tw(por1) for 3,000 s or more if -40° C \leq Topr $< -20^{\circ}$ C.



- 1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.
- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
- 3. Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Reset Circuit Electrical Characteristics Figure 5.3

Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Can dition		Lloit		
		Condition	Min.	Тур.	Max.	Unit
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	Vcc = 4.75 to 5.25 V $0^{\circ}C \leq T_{opr} \leq 60^{\circ}C^{(2)}$	39.2	40	40.8	MHz
		Vcc = 3.0 to 5.5 V -20°C \leq Topr \leq 85°C ⁽²⁾	38.8	40	41.2	MHz
		Vcc = 3.0 to 5.5 V -40°C \leq Topr \leq 85°C ⁽²⁾	38.4	40	41.6	MHz
		Vcc = 2.7 to 5.5 V -20°C \leq Topr \leq 85°C ⁽²⁾	38	40	42	MHz
		Vcc = 2.7 to 5.5 V -40°C \leq Topr \leq 85°C(2)	37.6	40	42.4	MHz
		Vcc = 2.2 to 5.5 V -20° C \leq Topr \leq 85 $^{\circ}$ C ⁽³⁾	35.2	40	44.8	MHz
		Vcc = 2.2 to 5.5 V -40°C \leq Topr \leq 85°C(3)	34	40	46	MHz
		$Vcc = 5.0 V \pm 10\%$ -20°C \le Topr \le 85°C ⁽²⁾	38.8	40	40.8	MHz
		$Vcc = 5.0 V \pm 10\%$ -40°C \le Topr \le 85°C(2)	38.4	40	40.8	MHz
	High-speed on-chip oscillator frequency when	Vcc = 5.0 V, Topr = 25°C	-	36.864	_	MHz
	correction value in FRA7 register is written to FRA1 register ⁽⁴⁾	Vcc = 3.0 to 5.5 V -20°C \le Topr \le 85°C	-3%	-	3%	%
_	Value in FRA1 register after reset		08h ⁽³⁾	-	F7h ⁽³⁾	-
_	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	-	+0.3	-	MHz
_	Oscillation stability time		_	10	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	_	μΑ

- 1. Vcc = 2.2 to 5.5 V, $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. These standard values show when the FRA1 register value after reset is assumed.
- 3. These standard values show when the corrected value of the FRA6 register is written to the FRA1 register.
- 4. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
_	Oscillation stability time		-	10	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	15	-	μА

NOTE:

1. Vcc = 2.2 to 5.5 V, $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.

Table 5.12 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	Standard		Unit	
Symbol	Falametei	Condition	Min.	Тур.	Max.	Oill
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	=	2000	μS
td(R-S)	STOP exit time ⁽³⁾		=	=	150	μS

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.



Table 5.13 Timing Requirements of Clock Synchronous Serial I/O with Chip Select(1)

Cymphol	Parameter		Conditions		Unit		
Symbol				Min.	Тур.	Max.	1
tsucyc	SSCK clock cycle tim	e		4	1	-	tcyc(2)
tHI	SSCK clock "H" width)		0.4	_	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	_	0.6	tsucyc
trise	SSCK clock rising time	Master		=	1	1	tcyc(2)
		Slave		-	1	1	μS
tFALL	SSCK clock falling time	Master		=	_	1	tcyc(2)
		Slave		-	_	1	μS
tsu	SSO, SSI data input	setup time		100	1	-	ns
tH	SSO, SSI data input hold time			1	_	=	tcyc(2)
tLEAD	SCS setup time	Slave		1tcyc + 50	-	_	ns
tLAG	SCS hold time	Slave		1tcyc + 50	=	=	ns
top	SSO, SSI data output delay time			=	1	1	tcyc(2)
tsa	SSI slave access time		2.7 V ≤ Vcc ≤ 5.5 V	-	1	1.5tcyc + 100	ns
			2.2 V ≤ Vcc < 2.7 V	-	_	1.5tcyc + 200	ns
tor	SSI slave out open time		2.7 V ≤ Vcc ≤ 5.5 V	-	-	1.5tcyc + 100	ns
			2.2 V ≤ Vcc < 2.7 V	-	=	1.5tcyc + 200	ns

^{1.} Vcc = 2.2 to 5.5 V, Vss = 0 V at Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified. 2. 1tcyc = 1/f1(s)




Figure 5.4 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)




Figure 5.5 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)




Figure 5.6 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous **Communication Mode)**

Table 5.14 Timing Requirements of I²C bus Interface⁽¹⁾

Symbol	Parameter	Condition	Sta	andard		Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	
tscl	SCL input cycle time		12tcyc + 600 ⁽²⁾	-	-	ns
tsclh	SCL input "H" width		3tcyc + 300 ⁽²⁾	=	-	ns
tscll	SCL input "L" width		5tcyc + 500 ⁽²⁾	=	-	ns
t sf	SCL, SDA input fall time		-	=	300	ns
tsp	SCL, SDA input spike pulse rejection time		-	=	1tcyc(2)	ns
tBUF	SDA input bus-free time		5tcyc(2)	=	-	ns
tstah	Start condition input hold time		3tcyc(2)	=	-	ns
tstas	Retransmit start condition input setup time		3tcyc(2)	=	-	ns
tstop	Stop condition input setup time		3tcyc(2)	=	-	ns
tsdas	Data input setup time		1tcyc + 20 ⁽²⁾	-	-	ns
tsdah	Data input hold time		0	_	-	ns

- 1. Vcc = 2.2 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. 1tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C bus Interface

Table 5.15 Electrical Characteristics (1) [Vcc = 5 V]

Symbol	Po	rameter	Condition	-n	S	tandard		Unit
Symbol	Pai	rameter			Min.	Тур.	Max.	Onit
Voн	Output "H" voltage	Except P1_0 to P1_7,	Iон = −5 mA		Vcc - 2.0	_	Vcc	V
		XOUT	Іон = -200 μА		Vcc - 0.5	_	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Iон = -20 mA	Vcc - 2.0	_	Vcc	V
			Drive capacity LOW	Iон = -5 mA	Vcc - 2.0	_	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	_	Vcc	V
			Drive capacity LOW	Ιοн = -500 μΑ	Vcc - 2.0	_	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7,	IoL = 5 mA		_	_	2.0	V
		XOUT	IoL = 200 μA		-	-	0.45	V
		P1_0 to P1_7	Drive capacity HIGH	IoL = 20 mA	-	-	2.0	V
			Drive capacity LOW	IoL = 5 mA	-	-	2.0	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	-	-	2.0	V
			Drive capacity LOW	IOL = 500 μA	-	-	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.5	-	V
		RESET			0.1	1.0	-	V
lін	Input "H" current	<u> </u>	VI = 5 V, Vcc = 5 V		_	_	5.0	μА
lıL	Input "L" current		VI = 0 V, Vcc = 5 V		_	_	-5.0	μA
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5 V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN			_	1.0	-	ΜΩ
RfXCIN	Feedback resistance	XCIN			-	18	-	МΩ
VRAM	RAM hold voltage	•	During stop mode		1.8	_	-	V

^{1.} Vcc = 4.2 to 5.5 V at Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.16 Electrical Characteristics (2) [Vcc = 5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Doromotor		Condition	;	Standard	d	Uni
Symbol	Parameter		Condition	Min.	Тур.	Max.	Uni
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	10	17	m <i>P</i>
	other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	9	15	m/
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	_	m/
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	5	_	m/
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	-	m/
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	=	m/
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	10	15	m/
			XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	-	m/
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5.5	10	m/
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.5	=	m/
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	=	130	300	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	130	300	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	30	_	μA

Table 5.17 Electrical Characteristics (3) [Vcc = 5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard	t	Unit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Offic
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	75	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	60	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	4.0	-	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	2.2	-	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.8	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.2	=	μΑ

Timing Requirements

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.18 XIN Input, XCIN Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XIN)	XIN input cycle time	50	-	ns	
twh(xin)	XIN input "H" width	25	=	ns	
tWL(XIN)	XIN input "L" width	25	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μS	
twh(xcin)	XCIN input "H" width	7	-	μS	
twl(xcin)	XCIN input "L" width	7	-	μS	




Figure 5.8 XIN Input and XCIN Input Timing Diagram when Vcc = 5 V

Table 5.19 TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	=	ns	
tWH(TRAIO)	TRAIO input "H" width	40	=	ns	
tWL(TRAIO)	TRAIO input "L" width	40	=	ns	




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.20 Serial Interface

Symbol	Parameter	Stan	Unit	
Symbol	T drameter		Max.	Offic
tc(CK)	CLKi input cycle time	200	=	ns
tW(CKH)	CLKi input "H" width	100	-	ns
tW(CKL)	CLKi input "L" width	100	-	ns
td(C-Q)	TXDi output delay time	-	50	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	50	=	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 or 1




Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.21 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
Syllibol	Faianielei	Min.	Max.	Unit	
tW(INH)	ĪNTi input "H" width	250 ⁽¹⁾	-	ns	
tW(INL)	INTi input "L" width	250 ⁽²⁾	-	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.11 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Table 5.22 Electrical Characteristics (3) [Vcc = 3 V]

Symbol	Parameter		Conc	Condition		Standard		
Syllibol	Fala	imeter	Conc	altion	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except P1_0 to P1_7, XOUT	Iон = -1 mA		Vcc - 0.5	_	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Iон = -5 mA	Vcc - 0.5	=	Vcc	V
			Drive capacity LOW	Iон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	ı	Vcc	V
			Drive capacity LOW	Іон = -50 μΑ	Vcc - 0.5	-	Vcc	V
Vol	Output "L" voltage	Except P1_0 to P1_7, XOUT	IoL = 1 mA		-	-	0.5	V
		P1_0 to P1_7	Drive capacity HIGH	IoL = 5 mA	-	ı	0.5	V
			Drive capacity LOW	IOL = 1 mA	-	-	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	-	0.5	V
			Drive capacity LOW	IOL = 50 μA	-	_	0.5	V
VT+-VT-	Hysteresis	NT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.3	=	V
		RESET			0.1	0.4	-	V
Іін	Input "H" current	1	VI = 3 V, Vcc = 3 V		_	_	4.0	μΑ
lıL	Input "L" current		VI = 0 V, Vcc = 3	3 V	_	_	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3	3 V	66	160	500	kΩ
RfXIN	Feedback resistance	XIN			_	3.0	_	МΩ
RfXCIN	Feedback resistance	XCIN			_	18	-	MΩ
VRAM	RAM hold voltage		During stop mode	e	1.8	-	_	V

^{1.} Vcc = 2.7 to 3.3 V at $T_{Opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.23 Electrical Characteristics (4) [Vcc = 3 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standar	d	Unit
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	=	6	=	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	1	2	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	- 2 - 13 - 13	5	9	mA
	mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA	
		Divide-by-8 Low-speed on-chip oscillator off oscillator mode Divide-by-8 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μА	
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	-	130	300	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	I	30	-	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	70	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	55	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.8	-	μА
		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	2.0	-	μА	
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.7	3.0	μА
		XIN clock off, Topr = 85°C — 1. High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	1.1	_	μА		

Timing requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 5.24 XIN Input, XCIN Input

Symbol	Parameter	Stan	Unit	
Symbol	i alametei		Max.	Ullit
tc(XIN)	XIN input cycle time	100	-	ns
twh(xin)	XIN input "H" width	40	-	ns
twl(xin)	XIN input "L" width	40	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
twh(xcin)	XCIN input "H" width	7	=	μS
tWL(XCIN)	XCIN input "L" width	7	_	μS




Figure 5.12 XIN Input and XCIN Input Timing Diagram when Vcc = 3 V

Table 5.25 TRAIO Input

Symbol	Parameter		Standard		
	raidilletei	Min.	Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	=	ns	
twh(traio)	TRAIO input "H" width	120	=	ns	
twl(traio)	TRAIO input "L" width	120	=	ns	




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.26 Serial Interface

Symbol	Parameter		Standard		
			Max.	Unit	
tc(CK)	CLKi input cycle time	300	-	ns	
tW(CKH)	CLKi input "H" width	150	-	ns	
tW(CKL)	CLKi Input "L" width	150	-	ns	
td(C-Q)	TXDi output delay time	-	80	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	70	=	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1




Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.27 External Interrupt \overline{INTi} (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
			Max.	Unit	
tW(INH)	INTi input "H" width	380(1)	_	ns	
tW(INL)	INTi input "L" width	380(2)	_	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the NTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.15 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

Electrical Characteristics (5) [Vcc = 2.2 V] **Table 5.28**

Cumbal	Parameter		Condition		S	tandard		Unit
Symbol	Para	imeter	Condition		Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except P1_0 to P1_7, XOUT	Iон = -1 mA		Vcc - 0.5	=	Vcc	V
		P1_0 to P1_7	Drive capacity HIGH	Iон = -2 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Iон = -1 mA	Vcc - 0.5	_	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	=	Vcc	V
			Drive capacity LOW	Ιοн = -50 μΑ	Vcc - 0.5	=	Vcc	V
Vol C	Output "L" voltage	Except P1_0 to P1_7, XOUT	IoL = 1 mA		=	=	0.5	V
		P1_0 to P1_7	Drive capacity HIGH	IoL = 2 mA	-	-	0.5	V
			Drive capacity LOW	IoL = 1 mA	=	=	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	=	=	0.5	V
			Drive capacity LOW	IOL = 50 μA	=	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.05	0.3	_	V
		RESET			0.05	0.15	-	V
lін	Input "H" current	I.	VI = 2.2 V		=	_	4.0	μА
lıL	Input "L" current		VI = 0 V		-	_	-4.0	μА
RPULLUP	Pull-up resistance		VI = 0 V		100	200	600	kΩ
RfXIN	Feedback resistance	XIN			=	5	=	MΩ
RfXCIN	Feedback resistance	XCIN			-	35	_	ΜΩ
VRAM	RAM hold voltage		During stop mod	e	1.8	-		V

^{1.} Vcc = 2.2 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

Table 5.29 Electrical Characteristics (6) [Vcc = 2.2 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)


Symbol	Parameter	Condition			Standar	d	Unit
Syllibol	Farameter		Condition	Min.	Тур.	Max.	Offic
Icc	Power supply current (Vcc = 2.2 to 2.7 V) Single-chip mode, output pins are open,	High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz	-	3.5	=	mA	
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	3.5	_	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	100	230	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	100	230	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	_	25	-	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	22	60	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	20	55	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.0	-	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	1.8	-	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.7	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	_	μА

Timing requirements

(Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C) [Vcc = 2.2 V]

Table 5.30 XIN Input, XCIN Input


Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(XIN)	XIN input cycle time	200	-	ns	
twh(xin)	XIN input "H" width	90	-	ns	
twl(xin)	XIN input "L" width	90	-	ns	
tc(XCIN)	XCIN input cycle time	14	-	μS	
twh(xcin)	XCIN input "H" width	7	=	μS	
tWL(XCIN)	XCIN input "L" width	7	_	μS	



XIN Input and XCIN Input Timing Diagram when Vcc = 2.2 V Figure 5.16

Table 5.31 TRAIO Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	500	-	ns	
twh(traio)	TRAIO input "H" width	200	-	ns	
twl(traio)	TRAIO input "L" width	200	=	ns	



TRAIO Input Timing Diagram when Vcc = 2.2 V Figure 5.17

Table 5.32 Serial Interface

Symbol	Parameter		Standard		
			Max.	Unit	
tc(CK)	CLKi input cycle time	800	-	ns	
tW(CKH)	CLKi input "H" width	400	-	ns	
tW(CKL)	CLKi input "L" width	400	=	ns	
td(C-Q)	TXDi output delay time	=	200	ns	
th(C-Q)	TXDi hold time	0	=	ns	
tsu(D-C)	RXDi input setup time	150	=	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1




Figure 5.18 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.33 External Interrupt \overline{INTi} (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
			Max.	Unit	
tw(INH)	INTi input "H" width	1000(1)	-	ns	
tw(INL)	INTi input "L" width	1000 ⁽²⁾	П	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.19 External Interrupt INTi Input Timing Diagram when Vcc = 2.2 V

5.2 J, K Version

Table 5.34 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	-40 °C ≤ Topr ≤ 85 °C	300	mW
		85 °C ≤ Topr ≤ 125 °C	125	mW
Topr	Operating ambient temperature		-40 to 85 (J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.35 Recommended Operating Conditions

Symbol	Par	ameter	Conditions		Standard		Unit
Symbol	Faic	ameter	Conditions	Min.	Тур.	Max.	Offic
Vcc/AVcc	Supply voltage			2.7	-	5.5	V
Vss/AVss	Supply voltage			-	0	_	V
VIH	Input "H" voltage			0.8 Vcc	_	Vcc	V
VIL	Input "L" voltage			0	_	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		_	-	-60	mA
IOH(peak)	Peak output "H" current			-	=	-10	mA
IOH(avg)	Average output "H" current			-	=	-5	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	=	60	mA
IOL(peak)	Peak output "L" currents			_	-	10	mA
IOL(avg)	Average output "L" current			-	-	5	mA
f(XIN)	XIN clock input os	cillation frequency	3.0 V ≤ Vcc ≤ 5.5 V (other than K version)	0	-	20	MHz
			3.0 V ≤ Vcc ≤ 5.5 V (K version)	0	_	16	MHz
			2.7 V ≤ Vcc < 3.0 V	0	_	10	MHz
=	System clock	OCD2 = 0 XIN clock selected	3.0 V ≤ Vcc ≤ 5.5 V (other than K version)	0	=	20	MHz
			3.0 V ≤ Vcc ≤ 5.5 V (K version)	0	_	16	MHz
			2.7 V ≤ Vcc < 3.0 V	0	_	10	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	-	kHz
			FRA01 = 1 High-speed on-chip oscillator clock selected (other than K version)	-	=	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected	-	=	10	MHz

- 1. Vcc = 2.7 to 5.5 V at $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.

Table 5.36 A/D Converter Cha	aracteristics
------------------------------	---------------

Symbol	Parameter	Conditions	Standard			Unit	
Symbol	'	raiametei	Conditions	Min.	Тур.	Max.	Offic
=	Resolution		Vref = AVCC	=	-	10	Bits
=	Absolute	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	=	-	±3	LSB
	accuracy	8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	=	-	±2	LSB
		10-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	_	_	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	3.3	-	_	μS
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	-	μS
Vref	Reference voltag	e		2.7	_	AVcc	V
VIA	Analog input volta	age ⁽²⁾		0	-	AVcc	V
_	A/D operating	Without sample and hold		0.25	_	10	MHz
	clock frequency	With sample and hold		1	-	10	MHz

- 1. AVcc = 2.7 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.




Figure 5.20 Ports P0, P1, and P3 to P5 Timing Measurement Circuit

Table 5.37 Flash Memory (Program ROM) Electrical Characteristics

Cumbal	Parameter	Conditions		Stand	ard	Unit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance ⁽²⁾	R8C/26 Group	100(3)	=	=	times
		R8C/27 Group	1,000(3)	_	-	times
-	Byte program time		ı	50	400	μS
=	Block erase time		=	0.4	9	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	97 + CPU clock × 6 cycles	μS
=	Interval from erase start/restart until following suspend request		650	=	_	μS
=	Interval from program start/restart until following suspend request		0	-	-	ns
_	Time from suspend until program/erase restart		-	_	3 + CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
_	Read voltage		2.7	=	5.5	V
=	Program, erase temperature		0	=	60	°C
_	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	_	_	year

- NOTES:
 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
 - 2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.38 Flash Memory (Data flash Block A, Block B) Electrical Characteristics⁽⁴⁾

Symbol	Parameter	Conditions		Stand	dard	Unit
Symbol	Falailletei	Conditions	Min.	Тур.	Max.	Offic
_	Program/erase endurance ⁽²⁾		10,000(3)	-	-	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	9	S
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	97 + CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	=	_	μS
_	Interval from program start/restart until following suspend request		0	-	_	ns
_	Time from suspend until program/erase restart		_	-	3 + CPU clock × 4 cycles	μS
=	Program, erase voltage		2.7	-	5.5	V
_	Read voltage		2.7	_	5.5	V
-	Program, erase temperature		-40	=	85 ⁽⁸⁾	°C
-	Data hold time ⁽⁹⁾	Ambient temperature = 55°C	20	-	-	year

- NOTES: 1. Vcc = 2.7 to 5.5 V at $T_{opr} = -40$ to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
 - 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
 - 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
 - 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
 - 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A and B can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
 - 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
 - 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
 - 8. 125°C for K version.
 - 9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.21 Time delay until Suspend

Table 5.39 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Faranteter	Condition	Min.	Тур.	Max.	Offit
Vdet1	Voltage detection level ^(2, 4)		2.70	2.85	3.0	V
td(Vdet1-A)	Voltage monitor 1 reset generation time ⁽⁵⁾		_	40	200	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	=	0.6	=	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		=	=	100	μS
Vccmin	MCU operating voltage minimum value		2.70	_	_	V

- 1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).
- 2. Hold Vdet2 > Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.
- 5. Time until the voltage monitor 1 reset is generated after the voltage passes V_{det1} when V_{CC} falls. When using the digital filter, its sampling time is added to t_d(V_{det1}-A). When using the voltage monitor 1 reset, maintain this time until V_{CC} = 2.0 V after the voltage passes V_{det1} when the power supply falls.

Table 5.40 Voltage Detection 2 Circuit Electrical Characteristics

td(Vdet2-A) Vd tir	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level ⁽²⁾		3.3	3.6	3.9	V
td(Vdet2-A)	Voltage monitor 2 reset/interrupt request generation time ^(3, 5)		=	40	200	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽⁴⁾		=	=	100	μS


- 1. The measurement condition is Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).
- 2. Hold Vdet2 > Vdet1
- 3. Time until the voltage monitor 2 reset/interrupt request is generated after the voltage passes Vdet2.
- 4. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.
- 5. When using the digital filter, its sampling time is added to td(Vdet2-A). When using the voltage monitor 2 reset, maintain this time until Vcc = 2.0 V after the voltage passes Vdet2 when the power supply falls.



Table 5.41 Power-on Reset Circuit, Voltage Monitor 1 Reset Electrical Characteristics(3)

Symbol	Parameter	Condition		Unit		
Symbol	Faranielei	Condition	Min.	Тур.	Max.	Offic
Vpor1	Power-on reset valid voltage ⁽⁴⁾		_	-	0.1	V
Vpor2	Power-on reset or voltage monitor 1 reset valid voltage		0	_	Vdet1	V
trth	External power Vcc rise gradient	Vcc ≤ 3.6 V	20(2)	-	_	mV/msec
		Vcc > 3.6 V	20(2)	=	2,000	mV/msec

- 1. The measurement condition is Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. This condition (the minimum value of external power Vcc rise gradient) does not apply if V_{por2} ≥ 1.0 V.
- 3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if -20°C ≤ Topr ≤ 125°C, maintain tw(por1) for 3,000 s or more if -40°C ≤ Topr < -20°C.</p>



- 1. When using the voltage monitor 1 digital filter, ensure VCC is $2.0\ V$ or higher during the sampling time.
- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
- 3. Vdet1 indicates the voltage detection level of the voltage detection 1 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Figure 5.22 Reset Circuit Electrical Characteristics

Table 5.42 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard		Unit
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
fOCO40M	High-speed on-chip oscillator frequency temperature · supply voltage dependence	$Vcc = 4.75 \text{ to } 5.25 \text{ V}$ $0^{\circ}C \leq Topr \leq 60^{\circ}C^{(2)}$	39.2	40	40.8	MHz
		Vcc = 3.0 to 5.5 V -20°C \leq Topr \leq 85°C ⁽²⁾	38.8	40	41.2	MHz
		Vcc = 3.0 to 5.5 V -40°C \leq Topr \leq 85°C ⁽²⁾	38.4	40	41.6	MHz
		Vcc = 3.0 to 5.5 V -40°C \leq Topr \leq 125°C ⁽²⁾	38	40	42	MHz
		Vcc = 2.7 to 5.5 V -40°C \leq Topr \leq 125°C ⁽²⁾	37.6	40	42.4	MHz
_	Value in FRA1 register after reset		08h	-	F7h	_
_	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	-	+0.3	_	MHz
_	Oscillation stability time		-	10	100	μS
=.	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	-	μΑ

- 1. Vcc = 2.7 to 5.5 V, Topr = -40 to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.
- 2. These standard values show when the FRA1 register value after reset is assumed.

Table 5.43 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Svmbol	Parameter	Condition		Unit		
Symbol	Low-speed on-chip oscillator frequency 40 125	Тур.	Max.	Offic		
fOCO-S	Low-speed on-chip oscillator frequency		40	40 125 250		kHz
=	Oscillation stability time		=	10	100	μS
=	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	15	-	μΑ

NOTE:

Table 5.44 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition	,	Unit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	I	2000	μS
td(R-S)	STOP exit time ⁽³⁾		1	-	150	μS

- 1. The measurement condition is Vcc = 2.7 to 5.5 V and T_{opr} = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

^{1.} Vcc = 2.7 to 5.5 V, $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.

Table 5.45 Timing Requirements of Clock Synchronous Serial I/O with Chip Select(1)

Cumbal	Parameter		Canditions		Stand	lard	Unit
Symbol	Paramete		Conditions	Min.	Тур.	Max.	
tsucyc	SSCK clock cycle tim	е		4	_	=	tcyc(2)
tHI	SSCK clock "H" width			0.4	-	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	_	0.6	tsucyc
trise	SSCK clock rising	Master		=	=	1	tcyc(2)
	time	Slave		=	_	1	μS
	SSCK clock falling	Master		-	_	1	tcyc(2)
	time	Slave		=	_	1	μS
tsu	SSO, SSI data input s	setup time		100	=	=	ns
tн	SSO, SSI data input I	nold time		1	_	-	tcyc(2)
tLEAD	SCS setup time	Slave		1tcyc + 50	-	-	ns
tLAG	SCS hold time	Slave		1tcyc + 50	_	-	ns
ton	SSO, SSI data output delay time			-	=	1	tcyc(2)
tsa	SSI slave access time			=	-	1.5tcyc + 100	ns
tor	SSI slave out open tir	ne		_	_	1.5tcyc + 100	ns

- 1. Vcc = 2.7 to 5.5 V, Vss = 0 V at $T_{opr} = -40$ to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified. 2. 1tCyc = 1/f1(s)




Figure 5.23 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)




Figure 5.24 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)




Figure 5.25 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous **Communication Mode)**

Table 5.46 Timing Requirements of I²C bus Interface⁽¹⁾

Symbol	Parameter	Condition	Sta	andard		Unit
Symbol	Falametei	Condition	Min.	Тур.	Max.	
tscl	SCL input cycle time		12tcyc + 600 ⁽²⁾	-	-	ns
tsclh	SCL input "H" width		3tcyc + 300 ⁽²⁾	=	-	ns
tscll	SCL input "L" width		5tcyc + 500 ⁽²⁾	=	=	ns
tsf	SCL, SDA input fall time		=	=	300	ns
tsp	SCL, SDA input spike pulse rejection time		-	-	1tcyc(2)	ns
tBUF	SDA input bus-free time		5tcyc(2)	=	-	ns
tstah	Start condition input hold time		3tcyc(2)	=	-	ns
tstas	Retransmit start condition input setup time		3tcyc(2)	=	-	ns
tstop	Stop condition input setup time		3tcyc(2)	-	-	ns
tsdas	Data input setup time		1tcyc + 20 ⁽²⁾	-	-	ns
tsdah	Data input hold time		0	-	-	ns

- 1. Vcc = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to $85^{\circ}C$ (J version) / -40 to $125^{\circ}C$ (K version), unless otherwise specified.
- 2. 1tcyc = 1/f1(s)




Figure 5.26 I/O Timing of I²C bus Interface

Electrical Characteristics (1) [Vcc = 5 V] **Table 5.47**

Symbol	Por	ameter	Conditio	n	S	tandard		Unit
Symbol	Fai	ameter	Conditio	11	Min.	Тур.	Max.	Offit
Vон	Output "H" voltage	Except XOUT	Iон = -5 mA	Iон = -5 mA		-	Vcc	V
			Іон = -200 μА		Vcc - 0.3	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	=	Vcc	V
			Drive capacity LOW	IOH = -500 μA	Vcc - 2.0	=	Vcc	V
Vol	Output "L" voltage	Except XOUT	IoL = 5 mA		=	-	2.0	V
			IOL = 200 μA		=	-	0.45	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	=	-	2.0	V
			Drive capacity LOW	IoL = 500 μA	=	-	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.5	-	>
		RESET			0.1	1.0	_	V
Іін	Input "H" current	•	VI = 5 V, Vcc = 5V		_	-	5.0	μА
lıL	Input "L" current		VI = 0 V, Vcc = 5V		_	_	-5.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN			-	1.0	_	ΜΩ
VRAM	RAM hold voltage		During stop mode		2.0	-	-	V

^{1.} Vcc = 4.2 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.48 Electrical Characteristics (2) [Vcc = 5 V] (Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)


Cumbal	Doromotor		Condition		Standar	d	ناما ا
Symbol	Parameter		Condition	Min. Typ.		Max.	Unit
lcc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	10	17	mA
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	9	15	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	-	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	5	=	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4	=	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	_	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz No division	-	10	15	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz (J version) Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	4	-	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5.5	10	m/
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	75	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	60	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.8	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.2	_	μА
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	=	4.0	=	μА

Timing Requirements

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.49 XIN Input

Symbol	Parameter	Stan	Lloit	
		Min.	Max.	Unit
tc(XIN)	XIN input cycle time	50	=	ns
twh(xin)	XIN input "H" width 25			ns
twl(XIN)	XIN input "L" width	25	-	ns



XIN Input Timing Diagram when Vcc = 5 V Figure 5.27

Table 5.50 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	-	ns	
tWH(TRAIO)	TRAIO input "H" width 40 –				
tWL(TRAIO)	TRAIO input "L" width	40	=	ns	




Figure 5.28 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.51 Serial Interface

Symbol	Parameter	Stan	Unit	
Symbol	r alametei	Min.	Max.	Offic
tc(CK)	CLKi input cycle time	=	ns	
tw(ckh)	CLKi input "H" width 100 –			
tW(CKL)	CLKi input "L" width	=	ns	
td(C-Q)	TXDi output delay time – 50			
th(C-Q)	TXDi hold time 0 -			
tsu(D-C)	RXDi input setup time 50 -			ns
th(C-D)	RXDi input hold time 90 -			

i = 0 or 1




Figure 5.29 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.52 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tw(INH)	INTi input "H" width	250 ⁽¹⁾	-	ns
tw(INL)	INTi input "L" width	1	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.




Figure 5.30 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Table 5.53 Electrical Characteristics (3) [Vcc = 3 V]

Symbol	Pare	ameter	Condi	ition	Standard			Unit
Symbol	ymbor		Condition		Min.	Тур.	Max.	
Vон	Output "H" voltage	Except XOUT	Iон = -1 mA		Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity LOW	Іон = -50 μΑ	Vcc - 0.5	=	Vcc	V
Vol	Output "L" voltage	Except XOUT	IoL = 1 mA		_	-	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	=	=	0.5	V
			Drive capacity LOW	IOL = 50 μA	=	=	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, RXD1, CLKO,CLK1, SSI, SCL, SDA, SSO			0.1	0.3	-	V
		RESET			0.1	0.4	_	V
Іін	Input "H" current		VI = 3 V, Vcc = 3	V	_	-	4.0	μΑ
lıL	Input "L" current		VI = 0 V, Vcc = 3'	V	_	-	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3'	V	66	160	500	kΩ
RfXIN	Feedback resistance	XIN			-	3.0	_	MΩ
VRAM	RAM hold voltage	•	During stop mode	Э	2.0	_	-	V

^{1.} Vcc = 2.7 to 3.3 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.54 Electrical Characteristics (4) [Vcc = 3 V] (Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.)

Symbol	Parameter	Parameter Condition	Standard			Unit	
Symbol	i alametei		Condition	Min.	Тур.	Max.	Offic
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6	-	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	I	2	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	5	9	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	I	2	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	I	130	300	μΑ
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	25	70	μΑ
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	55	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	1	0.7	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0		1.1	_	μА
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	3.8	_	μА

Timing requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 5.55 XIN Input

Symbol	Parameter	Stan	Unit	
	Falametei			Max.
tc(XIN)	XIN input cycle time	100	-	ns
twh(xin)	XIN input "H" width 40 –			
tWL(XIN)	XIN input "L" width	40	-	ns




Figure 5.31 XIN Input Timing Diagram when Vcc = 3 V

Table 5.56 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	-	ns	
twh(traio)	TRAIO input "H" width 120 -				
tWL(TRAIO)	TRAIO input "L" width	120	=	ns	




Figure 5.32 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.57 Serial Interface

Symbol	Parameter	Stan	Unit	
Symbol	Faidilletei	Min.	Max.	Offic
tc(CK)	CLKi input cycle time 300 -			
tW(CKH)	CLKi input "H" width	-	ns	
tW(CKL)	CLKi Input "L" width	150	-	ns
td(C-Q)	TXDi output delay time	-	80	ns
th(C-Q)	TXDi hold time 0			ns
tsu(D-C)	RXDi input setup time 70 -			ns
th(C-D)	RXDi input hold time	-	ns	

i = 0 or 1




Figure 5.33 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.58 External Interrupt \overline{INTi} (i = 0, 1, 3) Input

Symbol	Parameter	Stan	Unit	
Symbol	Falanietei			Max.
tW(INH)	INTi input "H" width	380(1)	-	ns
tw(INL)	INTi input "L" width 380 ⁽²⁾ –			

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the NTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.34 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



Davi	Dete		Description
Rev.	Date	Page	Summary
0.10	Nov 14, 2005	-	First edition issued
0.20	Feb 06, 2006	2, 3	Table 1.1 Functions and Specifications for R8C/26Group and Table 1.2 Functions and Specifications for R8C/27 Group; Minimum instruction execution time and Supply voltage revised Table 1.6 Pin Name Information by Pin Number;
			"XOUT" \rightarrow "XOUT/XCOUT" and "XIN" \rightarrow "XIN/XCIN" revised
		18	Table 4.4 SFR Information (4); 00FEh: "DRR" → "P1DRR" revised
		19	Table 4.5 SFR Information (5); -0119h: "Timer RE Minute Data Register / Compare Register" → "Timer RE Minute Data Register / Compare Data Register" -011Ah: "Timer RE Time Data Register" → "Timer RE Hour Data Register" -011Bh: "Timer RE Day Data Register" → "Timer RE Day of Week Data Register" revised
		22 to 45	5. Electrical Characteristics added
1.00	Nov 08, 2006	All pages	"Preliminary" deleted
		2	Table 1.1 revised
		3	Table 1.2 revised
		4	Figure 1.1 revised
		5	Table 1.3 revised
		6	Table 1.4 revised
		7	Figure 1.4 revised
		9	Table 1.6 revised
		15	Table 4.1; • 001Ch: "00h" → "00h, 10000000b" revised • 000Fh: "000XXXXXb" → "00X11111b" revised • 0029h: "High-Speed On-Chip Oscillator Control Register 4, FRA4, When shipping" added • 002Bh: "High-Speed On-Chip Oscillator Control Register 6, FRA6, When shipping" added • 0032h: "00h, 01000000b" → "00h, 00100000b" revised • 0038h: "00001000b, 01001001b" → "0000X000b, 0100X001b" revised • NOTE3 and 4 revised; NOTE6 added
		18	Table 4.4; • 00E0h, 00E1h, 00E5h, 00E8h, 00E9h: "XXh" → "00h" revised • 00FDh: "XX00000000b" → "00h" revised
		22	Table 5.2 revised
		23	Figure 5.1 title revised
		24	Table 5.4 revised
		25	Table 5.5 revised
		26	Figure 5.2 title revised and Table 5.7 NOTE4 added

Dov	Data		Description
Rev.	Date	Page	Summary
1.00	Nov 08, 2006	27	Table 5.9, Figure 5.3 revised and Table 5.10 deleted
		28	Table 5.10, Table 5.11 revised
		34	Table 5.15 revised
		35	Table 5.16 revised
		36	Table 5.17 revised
		39	Table 5.22 revised
		40	Table 5.23 revised
		44	Table 5.29 revised
		47	Package Dimensions; "Diagrams showing the latestwebsite." added
1.10	Nov 29, 2006	All pages	"J, K version" added
		1	1 "J and K versions are under developmentnotice." added
			1.1 revised
		2	Table 1.1 revised
		3	Table 1.2 revised
		4	Figure 1.1 NOTE3 added
		5	Table 1.3, Figure 1.2 revised
		6	Table 1.4, Figure 1.3 revised
		7	Figure 1.4 NOTE3 added
		8	Table 1.5 revised
		9	Table 1.6 NOTE2 added
		13	Figure 3.1 revised
		14	Figure 3.2 revised
		15	Table 4.1; "0000h to 003Fh" \rightarrow "0000h to 002Fh" revised • NOTE3 added
		16	Table 4.2; "0040h to 007Fh" → "0030h to 007Fh" revised • 0032h, 0036h: "After reset" is revised • 0038h: NOTE revised • NOTES 2, 5, 6 revised and NOTE 7, 8 added
		19	Table 4.5 NOTE2 added
		28	Table 5.10 revised
		48 to 66	5.2 J, K Version added
1.20	Jan 17, 2007	18	Table 4.4 NOTE2 added
1.30	May 25, 2007	2	Table 1.1 revised
		3	Table 1.2 revised
		5	Table 1.3 revised
		6	Figure 1.2 revised
		7	Table 1.4 revised
		8	Figure 1.3 revised
		9	Figure 1.4 NOTE4 added
		15	Figure 3.1 part number revised

REVISION HISTORY

R8C/26 Group, R8C/27 Group Datasheet

Rev.	Date	Description		
		Page	Summary	
1.30	May 25, 2007	16	Figure 3.2 part number revised	
		30	Table 5.10 revised	
		53	Table 5.39 NOTE4 added	
		55	Table 5.42 revised	
1.40a	Jun 14, 2007	5, 7	Table 1.3 and Table 1.4 revised	
2.00	Mar 01, 2008	1, 49	1.1, 5.2 "J and K versions are" deleted	
		5, 7	Table 1.3, Table 1.4 revised	
		11	Table 1.6 NOTE3 added	
		15, 16	Figure 3.1, Figure 3.2; "Expanded area" deleted	
		17	Table 4.1 "002Ch" added	
		18	Table 4.2 "0036h"; J, K version "0100X000b" → "0100X001b"	
		24, 49	Table 5.2, Table 5.35; NOTE2 revised	
		30	Table 5.10 revised, NOTE4 added	
2.10	Sep 26, 2008	_	"RENESAS TECHNICAL UP DATE" reflected: TN-16C-A172A/E	
		26, 51	Table 5.4, Table 5.37 NOTE2, NOTE4 revised	
		27, 52	Table 5.5, Table 5.38 NOTE2, NOTE5 revised	
		53	Table 5.39 Parameter: Voltage monitor 1 reset generation time added NOTE5 added	
			Table 5.40 revised	
			Table 5.41 revised Figure 5.22 revised	

All trademarks and registered trademarks are the property of their respective owners.

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect to the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and results in the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the such and the procedure of the such and t



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

单击下面可查看定价,库存,交付和生命周期等信息

>>Renesas(瑞萨)