Primary-Side Regulation Dimmable LED Driver Controller with Active-PFC

General Description

The RT7306D is a constant current LED driver with active power factor correction. It supports high power factor across a wide range of line voltages, and it drives the converter in the Quasi-Resonant (QR) mode to achieve higher efficiency. By using Primary Side Regulation (PSR), the RT7306D controls the output current accurately without a shunt regulator and an opto-coupler at the secondary side, reducing the external component count, the cost, and the volume of the driver board.

The RT7306D is compatible with analog dimming. The output current can be modulated by the DIM pin. An in-house design high voltage (HV) start-up device is integrated in the RT7306D to minimize the power loss and shorten the start-up time.

The RT7306D embeds comprehensive protection functions for robust designs, including LED open-circuit protection, LED short-circuit protection, output diode short-circuit protection, VDD Under-Voltage Lockout (UVLO), VDD Over-Voltage Protection (VDD OVP), Over-Temperature Protection (OTP), and cycle-by-cycle current limitation.

Features


- Tight LED Current Regulation
- No Opto-Coupler and TL431 Required
- Power Factor Correction (PFC)
- Compatible with Analog Dimming
- Built-In HV Start-Up Device
- Quasi-Resonant
- Maximum/Minimum Switching Frequency Clamping
- Maximum/Minimum On-Time Limitation
- Wide VDD Range (up to 34V)
- THD Optimization
- Input-Voltage Feed-Forward Compensation
- Multiple Protection Features
 - LED Open-Circuit Protection
 - ▶ LED Short-Circuit Protection
 - Output Diode Short-Circuit Protection
 - VDD Under-Voltage Lockout
 - VDD Over-Voltage Protection
 - ► Over-Temperature Protection
 - ▶ Cycle-by-Cycle Current Limitation

Applications

• AC-DC LED Lighting Driver

Buck-Boost Application Circuit

Simplified Application Circuit



Copyright © 2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS7306D-03 May 2017





Ordering Information

RT7306D 🖵 📮

└└ Package Type S : SOP-8 └──Lead Plating System G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :


- ► RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ► Suitable for use in SnPb or Pb-free soldering processes.

Marking Information

```
RT7306D
GSYMDNN
```

RT7306DGS : Product Number YMDNN : Date Code

Pin Configuration




SOP-8

Functional Pin Description

Pin No.	Pin Name	Pin Function					
1	HV	High voltage input for startup.					
2 GND Ground of the controller.							
3	COMP Compensation node. Output of the internal trans-conductance amplifier.						
4	DIM	IM Analog dimming signal input. LED driving current can be adjusted by an analog voltage					
5	ZCD	Zero current detection input. This pin is used to sense the voltage at auxiliary winding of the transformer.					
6	CS	Current sense input. Connect this pin to the current sense resistor.					
7	GD	Gate driver output for external power MOSFET.					
8 VDD Supply voltage (V _{DD}) input. The controller will be enabled when V _{DD} exceeds V _T and disabled when V _{DD} is lower than V _{TH_OFF} .							

Functional Block Diagram




Operation

Critical-Conduction Mode (CRM) with Constant On-Time Control

Figure 1 shows a typical flyback converter with input voltage (V_{IN}). When main switch Q1 is turned on with a fixed on-time (t_{ON}), the peak current (I_{L_PK}) of the magnetic inductor (L_m) can be calculated by the following equation :

$$I_{L_{PK}} = \frac{V_{IN}}{L_{m}} \times t_{ON}$$



If the input voltage is the output voltage of the full-bridge rectifier with sinusoidal input voltage $(V_{IN_PK\cdot sin(\theta)})$, the inductor peak current (I_{L_PK}) can be expressed as the following equation :

$$I_{L_PK} = \frac{V_{IN_PK} \times |sin(\theta)| \times t_{ON}}{L_m}$$


When the converter operates in CRM with constant on-time control, the envelope of the peak inductor current will follow the input voltage waveform with in-phase. Thus, high power factor can be achieved, as shown in Figure 2.


Copyright © 2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

00D-03 Way 2017

Figure 1. Typical Flyback Converter







The RT7306D needs no shunt regulator and opto-coupler at the secondary side to achieve the output current regulation. Figure 3 shows several key waveforms of a conventional flyback converter in Quasi-Resonant (QR) mode, in which V_{AUX} is the voltage on the auxiliary winding of the transformer.




Figure 3. Key Waveforms of a Flyback Converter

Voltage Clamping Circuit

The RT7306D provides a voltage clamping circuit at ZCD pin since the voltage on the auxiliary winding is negative when the main switch is turned on. The lowest voltage on ZCD pin is clamped near zero to prevent the IC from being damaged by the negative voltage. Meanwhile, the sourcing ZCD current (IzcD_SH), flowing through the upper resistor (R_{ZCD1}), is sampled and held to be a line-voltage-related signal for propagation delay compensation. The RT7306D embeds programmable the propagation delay compensation through CS pin. A sourcing current ICS (equal to IZCD SH X KPC) applies a voltage offset (ICS X R_{PC}) which is proportional to line voltage on CS to compensate the propagation delay effect. Thus, the output current can be equal at high and low line voltage.

Quasi-Resonant Operation

Figure 4 illustrates how valley signal triggers PWM. If no valley signal detected for a long time, the next PWM is triggered by a starter circuit at end of the interval (t_{START} , 130µs typ.) which starts at the rising edge of the previous PWM signal. A blanking time ($t_{S(MIN)}$, 8.5µs typ.), which starts at the rising edge of the previous PWM signal, limits minimum switching period. When the $t_{S(MIN)}$ interval is on-going, all of valley signals are not allowed to trigger the next PWM signal. After the end of the $t_{S(MIN)}$ interval, the coming valley will trigger the next PWM signal. If one or more valley signals are detected during the $t_{S(MIN)}$ interval and no valley is detected after the end of the $t_{S(MIN)}$ interval, the next PWM signal will be triggered automatically at end of the $t_{S(MIN)} + 5µs$ (typ.).

RT7306D




Figure 4. PWM Triggered Method

HV Start-Up Device

An in-house design 500V start-up device is integrated in the RT7306D to minimize the power loss and shorten the start-up time. The HV start-up device will be turned on during start-up period and be turned off during normal operation. It provides fast start-up time and no power loss in this path during normal operation. A $10k\Omega$ resistor is recommended to be connected in series with HV pin.

Dimming Function

An analog dimming function is embedded in the RT7306D. When the voltage on the DIM pin (VDIM) is within VDIM LOW and V_{DIM HIGH}, the regulation factor of constant current control (Kcc) is linearly proportional to VDIM, as shown in Figure 5.

DIM pin sourcing a current (1 μ A typ.) when VDD > V_{TH_ON}, and the sourcing current is shut down after 100ms (typ.)

The external equivalent resistance of DIM pin is recommended to be higher than $430k\Omega$.




Figure 5. Dimming Curve

Protections

LED Open-Circuit Protection

In an event of output open circuit, the converter will be shut down to prevent being damaged, and it will be auto-restarted when the output is recovered. Once the LED is open-circuit, the output voltage keeps rising, causing the voltage on ZCD pin VzcD rising accordingly. When the sample-and-hold ZCD voltage (V_{ZCD_SH}) exceeds its OV threshold (VZCD OVP, 3.2V typ.), output OVP will be activated and the PWM output (GD pin) will be forced low to turn off the main switch. If the output is still open-circuit when the converter restarts, the converter will be shut down again.

Output Diode Short-Circuit Protection

When the output diode is damaged as short-circuit, the transformer will be led to magnetic saturation and the main switch will suffer from a high current stress. To avoid the above situation, an output diode short-circuit protection is built-in. When CS voltage V_{CS} exceeds the threshold (Vcs_sd 1.7 typ.) of the output diode short-circuit protection, the RT7306D will shut down the PWM output (GD pin) in few cycles to prevent the converter from damage. It will be auto-restarted when the failure condition is recovered.

VDD Under-Voltage Lockout (UVLO) and

Over-Voltage Protection (VDD OVP)

The RT7306D will be enabled when VDD voltage (VDD) exceeds rising UVLO threshold (VTH ON, 17V typ.) and disabled when VDD is lower than falling UVLO threshold (VTH OFF, 8.5V typ.).

When V_{DD} exceeds its over-voltage threshold (V_{OVP}, 37.4V typ.), the PWM output of the RT7306D is shut down. It will be auto-restarted when the VDD is recovered to a normal level.

Copyright @ 2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. DS7306D-03 May 2017 www.richtek.com



Over-Temperature Protection (OTP)

The RT7306D provides an internal OTP function to protect the controller itself from suffering thermal stress and permanent damage. It's not suggested to use the function as precise control of over temperature. Once the junction temperature is higher than the OTP threshold (T_{SD}, 150°C typ.), the controller will shut down until the temperature cools down by 30°C (typ.). Meanwhile, if V_{DD} reaches falling UVLO threshold voltage (V_{TH_OFF}), the controller will hiccup till the over temperature condition is removed.

Copyright © 2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.
WWW.richtek.com
DS7306D-03 May 2017

RT7306D

Absolute Maximum Ratings (Note 1)

HV Pin	-0.3V to 500V
Supply Voltage, V _{DD}	-0.3V to 40V
Gate Driver Output, GD	–0.3V to 20V
Other Pins	-0.3V to 6V
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
SOP-8	- 0.48W
Package Thermal Resistance (Note 2)	
SOP-8, θJA	- 206.9°C/W
Lead Temperature (Soldering, 10 sec.)	- 260°C
Junction Temperature	- 150°C
Storage Temperature Range	- –65°C to 150°C
ESD Supportibility (Noto 2)	
ESD Susceptibility (Note 3)	

Recommended Operating Conditions (Note 4)

•	Supply Input Voltage, V _{DD}	11V to 34V
•	COMP Voltage, V _{COMP}	0.7V to 4.3V
•	Junction Temperature Range	-40°C to 125°C

Electrical Characteristics

$(V_{DD} = 15V, T_A =$	≥25°C,	unless	otherwise	specified)
------------------------	--------	--------	-----------	------------

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
HV Section						
HV Start-Up Average Current	I _{HV_ST}	$V_{DD} < V_{TH_ON}, V_{HV} = 100V$	1			mA
Off State Leakage Current		$V_{DD} = V_{TH_ON} + 1V,$ $V_{HV} = 500V$			30	μA
VDD Section						
VDD OVP Threshold Voltage	Vovp	V _{DD} rising	35.4	37.4	39.4	V
Rising UVLO Threshold Voltage	VTH_ON		16	17	18	V
Falling UVLO Threshold Voltage	VTH_OFF		7.5	8.5	9.5	V
Fault Released Voltage	Vth_fr			6		V
VDD Holdup Mode Entry Point	V _{DD_ET}			10		V
VDD Holdup Mode Ending Point	Vdd_ed			10.5		V
Operating Current	IDD_OP	V _{DD} = 15V, I _{ZCD} = 0, GD open		2	3	mA
Operating Current at Shutdown		VDD = VTH_OFF		60		μA
Start-Up Current	IVDD_ST	$V_{DD} = V_{TH_ON} - 1V$		15	30	μA
ZCD Section		-				
Lower Clamp Voltage	V _{ZCDL}	$I_{ZCD} = 0$ to -2.5 mA	-50	0	60	mV
ZCD OVP Threshold Voltage	V _{ZCD_OVP}		3.04	3.2	3.36	V

Innalog Dimming Low Threshold Volk_LOWVDIM_LOW250300350mVInnalog Dimming High Threshold Volk_HGHVDIM_HGH2.8VINM Sourcing Current0.512 μ AConstant Current Control SectionAsximum Regulated Factor for Vorstant-Current ControlKCC(MAX)VDIM = 3V246.25250253.75mVAsximum Comp VoltageVCOMP(MAX)4.85.5VMaximum Comp VoltageVCOMP(MAX)0.5VAsximum Sourcing CurrentIcome(MAX)During start-up period100 μ ACurrent Sese Section1.531.71.87VVPeak Current Shutdown VoltageVCS_SD1.531.71.87VVeak Current Limitation at lormal OperationVCS_CLICS = KPC x IzCD, IzCD = -150 μ A0.042A/ASate Driver SectionIcs = KPC x IzCD, IzCD = -150 μ A4070nsSate Output Clamping VoltageVCLAMPVDD = 15V, CL = 1nF4070nsSate Output Clamping VoltageVCLAMPVDD = 15V, CL = 1nF40kQIming Control SectionIsca Mark78.510 μ sMarinum On-Timeton(MIN)IzCD = -150 μ A0.91.251.6 μ sDuration of Starter at Normal Iperationtsca Mark75130300 μ sDuration of Starter at Norm	Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
YolM_LOW ZSU SU SSU HIV inalog Dimming High Threshold Voltage VDIM_HIGH 2.8 V IM Sourcing Current 0.5 1 2 µA Constant Current Control Section 2.8 V Maximum Comp Voltage VCCMP(MAX) VDIM = 3V 246.25 250 253.75 mV Maximum Comp Voltage VCCMP(MAX) VDIM = 3V 246.25 2.50 253.75 mV Maximum Comp Voltage VCCMP(MAX) Uning start-up period 0.5 V Maximum Sourcing Current ICOMP(MAX) During start-up period 100 µA Current Sense Section 1.00 570 ns veak Current Shutdown Voltage VCS_SD 1.53 1.7 1.87 V Veak Current Limitation at Iorean Joperation VCS_CL InSection 1.08 1.2 1.32 V Propagation Delay Compensation Factor KPC ICS = KPC x IzC	Dimming Control Section					1 1	
Voltage VDIM_HIGH 2.8 V IM Sourcing Current 0.5 1 2 μ A constant Current Control Section Maximum Regulated Factor for Constant-Current Control KCC(MAX) VDIM = 3V 246.25 250 253.75 mV Maximum Comp Voltage VCOMP(MAX) 4.8 5.5 V Minimum Comp Voltage VCOMP(MAX) During start-up period 0.5 V Maximum Sourcing Current ICOMP(MAX) During start-up period 0.00 μ A Current Sense Section 100 μ A Veak Current Limitation at Jornal Operation VCS_SD 1.53 1.7 1.87 V Peak Current Limitation at Jornal Operation Factor VCS_CL ICS = KPC X IZCD, IZCD = 0.042 A/A Aste Driver Section ICs = KPC X IZCD, IZCD = -150 μ A 140 250 ns Staing Time tr VDD = 15V, CL = 1nF 4/A	Analog Dimming Low Threshold Voltage	VDIM_LOW		250	300	350	mV
Constant Current Control SectionMaximum Regulated Factor for Constant-Current ControlKCC(MAX)VDIM = 3V246.25250253.75mVMaximum Comp VoltageVCOMP(MAX)4.85.5VMinimum Comp VoltageVCOMP(MIN)0.5VMaximum Sourcing CurrentIcomP(MAX)During start-up period100 μA Current Sense Sectioneading Edge Blanking TimetLEB240400570nsPeak Current Shutdown VoltageVCS_SD1.531.71.87VPeak Current Limitation at lormal OperationVCS_CL1.081.21.32VPropagation Delay Compensation FactorKPCICS = KPC x IzCD, IzCD = -150 μA 0.042A/AAste Driver SectiontrVDD = 15V, CL = 1nF4070nsSate Output Clamping VoltageVCLAMPVDD = 15V, CL = 1nF4070nsSate Output Clamping VoltageVCLAMPVDD = 15V, CL = 1nF4070nsInimum On-TimetrN(MIN)IzCD = -150 μA 0.91.251.6 μs Minimum Switching Periodts(MIN)IzCD = -150 μA 0.91.251.6 μs Minimum On-Timeto(MAX)IzCD = -150 μA 0.91.251.6 μs Maximum On-Timeto(MAX)IzCD = -150 μA 0.91.251.6 μs <tr <td="">Maximu</tr>	Analog Dimming High Threshold Voltage	Vdim_high			2.8		V
Aaximum Regulated Factor for Constant-Current Control $K_{CC(MAX)}$ $V_{DIM} = 3V$ 246.25 250 253.75 mV Maximum Comp Voltage $V_{COMP(MAX)}$ 4.8 5.5 V Minimum Comp Voltage $V_{COMP(MIN)}$ 0.5 V Maximum Sourcing CurrentICOMP(MAX)During start-up period 100 μA Current Sense Sectioneading Edge Blanking Time t_{LEB} 240 400 570 nsPeak Current Shutdown Voltage hreshold V_{CS_SD} 1.53 1.7 1.87 V Peak Current Limitation at lormal Operation V_{CS_CL} 1.08 1.2 1.32 V Propagation Delay compensation Factor K_{PC} $I_{CS} = K_{PC} \times I_{ZCD}, I_{ZCD} =$ $-150 \mu A$ $$ 40 70 nsSate Driver Sectiontr $V_{DD} = 15V, CL = 1nF$ $$ 40 70 nsSate Output Clamping Voltage Voltage V_{CLAMP} $V_{DD} = 15V, CL = 1nF$ $$ 40 $$ $k\Omega$ Minimum On-Time $t_{N}(MIN)$ $I_{ZCD} = -150 \mu A$ 0.9 1.25 1.6 μ sMinimum On-Time $t_{ON(MIN)}$ $I_{ZCD} = -150 \mu A$ 0.9 1.25 1.6 μ sMaximum On-Time $t_{ON(MAX)}$ $I_{ZCD} = -150 \mu A$ 0.9 1.25 1.6 μ sMaximum On-Time $t_{ON(MAX)}$ $I_{ZCD} = -150 \mu A$ 0.9 1.25 1.6 μ sMaximum On-Time <td< td=""><td>DIM Sourcing Current</td><td></td><td></td><td>0.5</td><td>1</td><td>2</td><td>μΑ</td></td<>	DIM Sourcing Current			0.5	1	2	μΑ
Constant-Current ControlRCC(MAX)VDIM = 3V246.25250253.75IIIVMaximum Comp VoltageVCOMP(MAX)4.85.5VMaximum Comp VoltageVCOMP(MIN)0.5VMaximum Sourcing CurrentIcOMP(MAX)During start-up period100 μA Current Sense Section0.5VVeading Edge Blanking TimetLEB240400570nsPeak Current Shutdown Voltage hresholdVCS_SD1.531.71.87VPeak Current Limitation at lormal OperationVCS_CL1.081.21.32VPropagation Delay compensation FactorKPCICS = KPC x IzCD, IzCD = -150, µA0.042A/ABate Driver SectiontrVVDD = 15V, CL = 1nF4070nsSate Output Clamping Voltage VILLAMPVDD = 15V, CL = 1nF40kΩSate Output Clamping Voltage VILLAMPVDD = 15V, CL = 1nF40kΩTiming Control SectionIzCD = -150µA0.91.251.6µsMinimum On-TimetoN(MIN)IzCD = -150µA0.91.251.6µsMaximum On-TimetoN(MAX)294765µsMaximum On-TimetoN(MAX)294765µs	Constant Current Control Secti	on					
Inimum Comp VoltageVCOMP(MIN)0.5VMaximum Sourcing CurrentIcOMP(MAX)During start-up period100 μA Sturrent Sense Section100 μA eading Edge Blanking TimetLEB240400570nsreading Edge Blanking TimetLEB240400570nsPeak Current Shutdown Voltage hresholdVCS_SD1.531.71.87VPeak Current Limitation at lormal OperationVCS_CL1.081.21.32VPropagation Delay compensation FactorKPCICS = KPC X IZCD, IZCD = -150µA0.042A/AState Driver SectiontrVDD = 15V, CL = 1nF140250nsRising TimetrVDD = 15V, CL = 1nF4070nsState Output Clamping VoltageVCLAMPVDD = 15V, CL = 1nF1.081213.2VInimum On-TimetoN(MIN)IZCD = -150µA0.91.251.6µsMinimum On-TimetoN(MIN)IZCD = -150µA0.91.251.6µsMinimum Switching Periodts(MIN)78.510µsAtaximum On-TimetoN(MAX)294765µsDevertore OCTP) SectiontoN(MAX)294765µs	Maximum Regulated Factor for Constant-Current Control	KCC(MAX)	V _{DIM} = 3V	246.25	250	253.75	mV
Aaximum Sourcing CurrentICOMP(MAX)During start-up period100 μA Current Sense Sectioneading Edge Blanking TimetLEB240400570nsPeak Current Shutdown Voltage hresholdVCS_SD1.531.71.87VPeak Current Limitation at lormal OperationVCS_CL1.081.21.32VPeak Current Limitation at lormal OperationVCS_CL1.081.21.32VPropagation Delay 	Maximum Comp Voltage	VCOMP(MAX)		4.8	5.5		V
Unrent Sense Sectioneading Edge Blanking TimetLEB240400570nsPeak Current Shutdown Voltage VresholdhresholdVCS_SD1.531.71.87VPeak Current Limitation at Jormal OperationVCS_CL1.081.21.32VPropagation Delay Compensation FactorKPCICS = KPC x IzCD, IzCD = -150µA0.042A/ABate Driver SectionKPCICS = KPC x IzCD, IzCD = -150µA0.042A/ABate Driver SectiontrVDD = 15V, CL = 1nF140250nsRalling TimetrVDD = 15V, CL = 1nF4070nsBate Output Clamping VoltageVCLAMPVDD = 15V, CL = 1nF10.81213.2VInimum On-TimetrVDD = 15V, CL = 1nF40kΩTiming Control SectionRGD40kΩMinimum On-TimetoN(MIN)IzCD = -150µA0.91.251.6µsMinimum Switching Periodts(MIN)IzCD = -150µA0.91.251.6µsMaximum On-TimetoN(MAX)294765µsDeretor of Starter at Normal toN(MAX)toN(MAX)294765µs	Minimum Comp Voltage	VCOMP(MIN)			0.5		V
eading Edge Blanking TimetLEB240400570nsPeak Current Shutdown Voltage hreshold V_{CS_SD} 1.531.71.87VPeak Current Limitation at Jormal Operation V_{CS_CL} 1.081.21.32VPropagation Delay Compensation Factor K_{PC} $I_{CS} = K_{PC} \times I_{ZCD}, I_{ZCD} =$ $-150 \mu A$ 0.042 A/A Sate Driver Sectiontr $V_{DD} = 15V, C_L = 1nF$ 140250nsSate Output Clamping Voltage V_{CLAMP} $V_{DD} = 15V, C_L = 1nF$ 4070nsSate Output Clamping Voltage V_{CLAMP} $V_{DD} = 15V, C_L = 1nF$ 40k\OmegaImimum On-TimetoN(MIN) $I_{ZCD} = -150 \mu A$ 0.91.251.6 μs Minimum On-TimetoN(MIN) $I_{ZCD} = -150 \mu A$ 0.91.251.6 μs Minimum On-TimetoN(MIN) $I_{ZCD} = -150 \mu A$ 0.91.251.6 μs Minimum On-TimetoN(MIN) $I_{ZCD} = -150 \mu A$ 0.91.251.6 μs Munation of Stater at Normal OperationtoN(MAX)294765 μs Vertremperature Protection (UTP) Sectionton(MAX)294765 μs	Maximum Sourcing Current	ICOMP(MAX)	During start-up period		100		μΑ
Peak Current Shutdown Voltage Inreshold V_{CS_SD} 1.531.71.87VPeak Current Limitation at lormal Operation V_{CS_CL} 1.081.21.32VPropagation Delay Compensation Factor K_{PC} $I_{CS} = K_{PC} \times I_{ZCD}, I_{ZCD} =$ $-150 \mu A$ 0.042 A/A Attended to the sectionRec $I_{CS} = K_{PC} \times I_{ZCD}, I_{ZCD} =$ $-150 \mu A$ 0.042 A/A Attended to the sectionRec $I_{CS} = K_{PC} \times I_{ZCD}, I_{ZCD} =$ $-150 \mu A$ 0.042 A/A Attended to the sectionRising Timetr $V_{DD} = 15V, C_L = 1nF$ 40 70nsSate Output Clamping Voltage to the renal Pull Low Resistor R_{GD} 40 $k\Omega$ Timing Control SectionMinimum On-Timeto N(MIN) $I_{ZCD} = -150 \mu A$ 0.9 1.25 1.6 μs Operation of Starter at Normal Deperationts_TART75 130 300 μs Atximum On-Timeto N(MAX) 29 47 65 μs Operation (OTP) Section	Current Sense Section						
ThresholdVCS_SD1.531.71.67VPeak Current Limitation at lormal OperationVCS_CL1.081.21.32VPropagation Delay compensation FactorKPCICS = KPC x IzCD, IzCD = -150 μ A0.042A/ASate Driver SectiontrVVDD = 15V, CL = 1nF140250nsRaining TimetrV_DD = 15V, CL = 1nF4070nsSate Output Clamping VoltageVCLAMPVDD = 15V, CL = 1nF40kΩSate Output Clamping VoltageVCLAMPVDD = 15V, CL = 1nF10.81213.2VInimum On-TimetoN(MIN)IzCD = -150 μ A0.91.251.6 μ sMinimum Switching Periodts(MIN)IzCD = -150 μ A0.91.251.6 μ sOperationtoN(MIX)IzCD = -150 μ A0.91.251.6 μ sMaximum On-TimetoN(MIX)IzCD = -150 μ A0.91.251.6 μ sOperationtoN(MAX)294765 μ s	Leading Edge Blanking Time	t LEB		240	400	570	ns
Normal OperationVCS_CL1.081.21.32VPropagation Delay Compensation Factor K_{PC} $I_{CS} = K_{PC} \times I_{ZCD}, I_{ZCD} =$ $-150\mu A$ 0.042 A/A Sate Driver SectionRising Time t_R $V_{DD} = 15V, C_L = 1nF$ 140250nsFalling Time t_F $V_{DD} = 15V, C_L = 1nF$ 4070nsSate Output Clamping Voltage V_{CLAMP} $V_{DD} = 15V, C_L = 1nF$ 10.81213.2VInternal Pull Low Resistor R_{GD} 40 $k\Omega$ Timing Control SectionIzcD = -150 μ A0.91.251.6 μ sUninimum On-TimetoN(MIN)IzcD = -150 μ A0.91.251.6 μ sDuration of Starter at Normal OperationtsTART75130300 μ sMaximum On-TimetoN(MAX)294765 μ s	Peak Current Shutdown Voltage Threshold	V _{CS_SD}		1.53	1.7	1.87	V
Compensation FactorNPC -150μ A 0.042 A/AGate Driver SectionRising Time t_R $V_{DD} = 15V$, $C_L = 1nF$ 140 250 nsFalling Time t_F $V_{DD} = 15V$, $C_L = 1nF$ 40 70 nsGate Output Clamping Voltage V_{CLAMP} $V_{DD} = 15V$, $C_L = 1nF$ 10.8 12 13.2 V Internal Pull Low ResistorRGD 40 $k\Omega$ Timing Control Section R_{GD} 40 $k\Omega$ Minimum On-Time $t_{ON(MIN)}$ $I_{ZCD} = -150\mu$ A 0.9 1.25 1.6 μ sDuration of Starter at Normal Operation t_{START} 75 130 300 μ sMaximum On-Time $t_{ON(MAX)}$ 29 47 65 μ s	Peak Current Limitation at Normal Operation	V _{CS_CL}		1.08	1.2	1.32	V
Rising Time t_R $V_{DD} = 15V, C_L = 1nF$ 140250nsFalling Time t_F $V_{DD} = 15V, C_L = 1nF$ 4070nsGate Output Clamping Voltage V_{CLAMP} $V_{DD} = 15V, C_L = 1nF$ 10.81213.2VInternal Pull Low ResistorRgD40 $k\Omega$ Timing Control SectionMinimum On-Time $tON(MIN)$ $I_{ZCD} = -150\muA$ 0.91.251.6 μs Quration of Starter at Normal $t_{S(MIN)}$ t_{START} 75130300 μs Aximum On-Time $tON(MAX)$ 294765 μs	Propagation Delay Compensation Factor	KPC			0.042		A/A
Failing TimetF $V_{DD} = 15V, C_L = 1nF$ 4070nsGate Output Clamping Voltage V_{CLAMP} $V_{DD} = 15V, C_L = 1nF$ 10.81213.2VInternal Pull Low ResistorRGD40 $k\Omega$ Timing Control SectionMinimum On-Time $t_{ON(MIN)}$ $I_{ZCD} = -150\mu A$ 0.91.251.6 μs Quration of Starter at Normal $t_{S(MIN)}$ T 8.510 μs Deration $t_{ON(MAX)}$ $t_{ON(MAX)}$ 294765 μs Over-Temperature Protection (OTP) Section	Gate Driver Section						
Bate Output Clamping Voltage V_{CLAMP} $V_{DD} = 15V, C_L = 1nF$ 10.81213.2 V Internal Pull Low Resistor R_{GD} 40 $k\Omega$ Timing Control SectionMinimum On-Time $tON(MIN)$ $I_{ZCD} = -150\mu A$ 0.91.251.6 μs Minimum Switching Period $t_{S(MIN)}$ $I_{ZCD} = -150\mu A$ 0.91.251.6 μs Ouration of Starter at Normal Operation t_{START} 75130300 μs Maximum On-Time $tON(MAX)$ 294765 μs	Rising Time	t _R	$V_{DD} = 15V, C_L = 1nF$		140	250	ns
Internal Pull Low ResistorRGDInternal Pull Low ResistorRGDInternal Pull Low ResistorRGDIming Control SectionMinimum On-TimetoN(MIN)Izcd = -150 μ A0.91.251.6 μ sMinimum Switching Periodts(MIN)Izcd = -150 μ A78.510 μ sDuration of Starter at Normal OperationtsTART75130300 μ sMaximum On-TimetoN(MAX)294765 μ s	Falling Time	tF	$V_{DD} = 15V, C_L = 1nF$		40	70	ns
Timing Control SectionMinimum On-TimetoN(MIN)IzcD = -150μ A0.91.251.6 μ sMinimum Switching Periodts(MIN)78.510 μ sDuration of Starter at Normal OperationtsTART75130300 μ sMaximum On-TimetoN(MAX)294765 μ sOver-Temperature Protection (OTP) SectionTTTT	Gate Output Clamping Voltage	VCLAMP	V_{DD} = 15V, C_L = 1nF	10.8	12	13.2	V
Minimum On-TimetoN(MIN)IZCD = -150μ A0.91.251.6 μ sMinimum Switching Periodts(MIN)78.510 μ sDuration of Starter at Normal OperationtsTART75130300 μ sMaximum On-TimetoN(MAX)294765 μ sOver-Temperature Protection (OTP) Section	Internal Pull Low Resistor	Rgd			40		kΩ
Minimum Switching Periodts(MIN)78.510μsDuration of Starter at Normal OperationtsTART75130300μsMaximum On-TimetoN(MAX)294765μsOver-Temperature Protection (OTP) Section5101010	Timing Control Section						
Duration of Starter at Normal OperationtsTART75130300μsMaximum On-TimetoN(MAX)294765μsOver-Temperature Protection (OTP) Section	Minimum On-Time	ton(MIN)	I _{ZCD} = -150μA	0.9	1.25	1.6	μS
DeperationTSTART75130300μsMaximum On-TimetoN(MAX)294765μsOver-Temperature Protection (OTP) Section	Minimum Switching Period	ts(MIN)		7	8.5	10	μS
Over-Temperature Protection (OTP) Section	Duration of Starter at Normal Operation	t START		75	130	300	μS
	Maximum On-Time	ton(max)		29	47	65	μS
	Over-Temperature Protection (OTP) Section					
DTP Temperature Threshold TOTP (Note 5) 150 °C	OTP Temperature Threshold	Тотр	(Note 5)		150		°C
DTP Temperature Hysteresis T _{OTP-HYS} (Note 5) 30 °C	OTP Temperature Hysteresis	T _{OTP-HYS}	(Note 5)		30		°C

Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. θ_{JA} is measured under natural convection (still air) at $T_A = 25^{\circ}C$ with the component mounted on a low effective-thermal-conductivity two-layer test board on a JEDEC thermal measurement standard.

Note 3. Devices are ESD sensitive. Handling precaution recommended.

Note 4. The device is not guaranteed to function outside its operating conditions.


Note 5. Guarantee by design.

Copyright © 2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.




Typical Application Circuit

Flyback Application Circuit




Buck-Boost Application Circuit




Downloaded From Oneyac.com



Typical Operating Characteristics





Copyright © 2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com





Copyright © 2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.














Copyright © 2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com DS7306D-03

Application Information

Output Current Setting

Considering the conversion efficiency, the programmed DC level of the average output current ($I_{OUT}(t)$) can be derived as :

$$I_{OUT_CC} = \frac{1}{2} \times \frac{NP}{NS} \times \frac{KCC}{RCS} \times CTR_{TX1}$$

 $CTR_{TX1} = \frac{I_{SEC_PK}}{I_{PR1_PK}} \times \frac{N_S}{N_P}$

in which CTR_{TX1} is the current transfer ratio of the transformer TX1, I_{SEC_PK} is the peak current of the secondary side, and I_{PRI_PK} is the peak current of the primary side. CTR_{TX1} can be estimated to be 0.9. According to the above parameters, current sense resistor R_{CS} can be determined as the following equation :

 $RCS = \frac{1}{2} \times \frac{NP}{NS} \times \frac{KCC}{I_{OUT_CC}} \times CTR_{TX1}$

Propagation Delay Compensation Design

The V_{CS} deviation (Δ V_{CS}) caused by propagation delay effect can be derived as:

$$\Delta V_{CS} = \frac{V_{IN} \cdot t_D \cdot R_{CS}}{L_m} \, , \label{eq:VCS}$$

in which t_D is the delay period which includes the propagation delay of the RT7306D and the turn-off transition of the main MOSFET. The sourcing current from CS pin of the RT7306D (Ics) can be expressed as :

$$I_{CS} = K_{PC} \cdot V_{IN} \cdot \frac{N_A}{N_P} \cdot \frac{1}{R_{ZCD1}}$$

where N_A is the turns number of the auxiliary winding. R_{PC} can be designed by :

$$R_{PC} = \frac{\Delta V_{CS}}{I_{CS}} = \frac{t_D \cdot R_{CS} \cdot R_{ZCD1}}{L_m \cdot K_{PC}} \cdot \frac{N_P}{N_A}$$

Feed-Forward Compensation Design

The COMP voltage, $V_{COMP},$ is a function of the resistor R_{ZCD1} as following :

$$R_{ZCD1} = \left(V_{IN_pk} \times \frac{N_A}{N_P} \times K_{IV}\right) \times \sqrt{\frac{\left(\frac{t_{ON}}{t_S}\right) \times Gm_{ramp} \times t_{ON}}{2 \times C_{ramp} \times (V_{COMP} - V_D)}}$$

RT7306D

in which K_{IV}, Gm_{ramp}, and C_{ramp} are fixed parameters in the RT7306D, and the typical value are : $K_{IV} = 2.5$ V/mA, Gm_{ramp} = 8µA/V, C_{ramp} = 6.5pF.

 V_D is the offset of the constant on-time comparator, and its typical value is 0.63V. It is recommended to design $V_{COMP} = 2$ to 3V. If the COMP voltage is over its recommended operating range (0.7 to 4.3V), output current regulation may be affected. Thus, the resistors R_{ZCD1} can be determined according to the above parameters.

Minimum On-Time Setting

The RT7306D limits a minimum on-time $(t_{ON(MIN)})$ for each switching cycle. The $t_{ON(MIN)}$ can be derived from the following equations.

 $tON(MIN) \times I_{ZCD_SH} = 187.5p \cdot sec \cdot A (typ.)$

Thus, R_{ZCD1} can be determined by:

$$R_{ZCD1} = \frac{t_{ON(MIN)} \times V_{IN}}{187.5p} \times \frac{N_A}{N_P} \text{ (typ.)}$$

In addition, the current flowing out of ZCD pin must be lower than 2.5mA (typ.). Thus, the R_{ZCD1} is also determined by :

$$R_{ZCD1} > \frac{\sqrt{2} \cdot V_{AC(MAX)}}{2.5m} \times \frac{N_A}{N_P}$$

where the $V_{AC(MAX)}$ is maximum input AC voltage.

Output Over-Voltage Protection Setting

Output OVP is achieved by sensing the voltage on the auxiliary winging. It is recommended that output OV level (V_{OUT_OVP}) is set at 120% of nominal output voltage (V_{OUT}). Thus, R_{ZCD1} and R_{ZCD2} can be determined by the equation as :

$$V_{OUT} \times \frac{N_A}{N_S} \times \frac{R_{ZCD2}}{R_{ZCD1} + R_{ZCD2}} \times 120\% = 3.2V(typ.)$$

Copyright © 2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS7306D-03 May 2017

RICHTEK

Adaptive Blanking Time

When the MOSFET is turned off, the leakage inductance of the transformer and parasitic capacitance (Coss) of the MOSFET induce resonance waveform on the ZCD pin. The resonance waveform may make the controller false trigger the ZCD OVP, and it may cause the controller operate in unstable condition. As load increases, the resonance time also increases. It is recommended to add a 10pF to 47pF bypass capacitor, and it should be as close to ZCD pin as possible. The larger bypass capacitor may cause phase shift on ZCD waveform, so the MOSFET is not turned on at exact valley point.

To avoid the above issue, the RT7306D provides adaptive blanking time (t_{BK}). It varies with the peak voltage of the CS pin (V_{CS_PK}), as shown by the following formula :

 $t_{BK} = 2\mu s + V_{CS_{PK}} \times 2\mu s/V$ (typ.)

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}}$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance. For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a SOP-8 package, the thermal resistance, θ_{JA} , is 206.9°C/W on a standard JEDEC low effective-thermal-conductivity two-layer test board. The maximum power dissipation at $T_A = 25^{\circ}$ C can be calculated as below :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (206.9^{\circ}C/W) = 0.48W$ for a SOP-8 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curves in Figure 6 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 6. Derating Curve of Maximum Power Dissipation

Copyright © 2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Layout Considerations

A proper PCB layout can abate unknown noise interference and EMI issue in the switching power supply. Please refer to the guidelines when designing a PCB layout for switching power supply :

- The current path(1) from input capacitor, transformer, MOSFET, R_{CS} return to input capacitor is a high frequency current loop. The path(2) from GD pin, MOSFET, R_{CS} return to the ground of the IC is also a high frequency current loop. They must be as short as possible to decrease noise coupling and kept a space to other low voltage traces, such as IC control circuit paths, especially. Besides, the path(3) between MOSFET ground(b) and IC ground(d) is recommended to be as short as possible, too.
- The path(4) from RCD snubber circuit to MOSFET is a high switching loop. Keep it as small as possible.

- The path(5) from input capacitor to HV pin is a high voltage loop. Keep a space from path(5) to other low voltage traces.
- It is good for reducing noise, output ripple and EMI issue to separate ground traces of input capacitor(a), MOSFET(b), auxiliary winding(c) and IC control circuit(d). Finally, connect them together on input capacitor ground(a). The areas of these ground traces should be kept large.
- ► To minimize parasitic trace inductance and EMI, minimize the area of the loop connecting the secondary winding, the output diode, and the output filter capacitor. In addition, apply sufficient copper area at the anode and cathode terminal of the diode for heat-sinking. It is recommended to apply a larger area at the quiet cathode terminal. A large anode area will induce high-frequency radiated EMI.





Figure 7. PCB Layout Guide



Outline Dimension

Μ

0.400



Dimensions In Millimeter Symbol Min Max A 4.801 5.004 B 3.810 3.988 C 1.346 1.753 D 0.330 0.508				
0 miliot	Dimensions I	n Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
А	4.801	5.004	0.189	0.197
В	3.810	3.988	0.150	0.157
С	1.346	1.753	0.053	0.069
D	0.330	0.508	0.013	0.020
F	1.194	1.346	0.047	0.053
Н	0.170	0.254	0.007	0.010
Ι	0.050	0.254	0.002	0.010
J	5.791	6.200	0.228	0.244

8-Lead SOP Plastic Package

1.270


0.016

0.050

Copyright © 2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com DS7306D-03 May 2017



Footprint Information



Package	Number of Din	Footprint Dimension (mm)					Toloropoo		
	Fackage	Number of Pin	Р	А	В	С	D	М	Tolerance
	SOP-8	8	1.27	6.80	4.20	1.30	0.70	4.51	±0.10

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

单击下面可查看定价,库存,交付和生命周期等信息

>>Richtek(台湾立锜)