3A, 18V, 1.4MHz ACOT[™] Synchronous Step-Down Converter

General Description

The RT6224D is a high-efficiency, monolithic synchronous step-down DC-DC converter that can deliver up to 3A output current from a 4.3V to 18V input supply. The RT6224D adopts ACOTTM architecture to allow the transient response to be improved and keep in constant frequency. Cycle-by-cycle current limit provides protection against shorted outputs and soft-start eliminates input current surge during start-up. Fault conditions also include output under-voltage protection, output over-voltage protection, and thermal shutdown.

Ordering Information

RT6224D Package Type J6F : TSOT-23-6 (FC) Lead Plating System G : Green (Halogen Free and Pb Free) UVP Option H : Hiccup PSM/PWM D : Force-PWM

Note :

Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.


Features

- Small Output Voltage at Light Load
- High-Side Over-Current Limit
- Integrated 90m Ω /45m Ω MOSFETs
- 4.3V to 18V Supply Voltage Range
- 1.4MHz Switching Frequency
- ACOT[™] Control
- 0.6V ±1.5% Voltage Reference
- Monotonic Start-Up into Pre-Biased Outputs


Applications

- Set Top Box
- Portable TV
- Access Point Router
- DSL Modem
- LCD TV

Pin Configuration



Simplified Application Circuit



Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.





Marking Information

1X=DNN


1X= : Product Code

DNN : Date Code

Functional Pin Description

Pin No.	Pin Name	Pin Function
1	BOOT	Bootstrap supply for high-side gate driver. Connect a $0.1\mu F$ ceramic capacitor between the BOOT and SW pins.
2	GND	Power ground.
3	FB	Feedback voltage input. The pin is used to set the output voltage of the converter via a resistive divider. The converter regulates V_{FB} to 0.6V.
4	EN	Enable control input. Connect EN to a logic-high voltage to enable the IC or to a logic-low voltage to disable. Do not leave this high impedance input unconnected.
5	VIN	Power input. The input voltage range is from 4.3V to 18V. Must bypass with a suitable large ceramic capacitor at this pin.
6	SW	Switch node. Connected to external L-C filter.

Functional Block Diagram



RT6224D

Operation

The RT6224D is a synchronous step-down converter with advanced constant on-time control mode. Using the ACOT control mode can reduce the output capacitance and perform fast transient response. It can minimize the component size without additional external compensation network.

Current Protection

The inductor current is monitored via the internal switches cycle-by-cycle. Once the output voltage drops under UV threshold, the RT6224D will enter hiccup mode.

UVLO Protection

To protect the chip from operating at insufficient supply voltage, the UVLO is needed. When the input voltage of VIN is lower than the UVLO falling threshold voltage, the device will be lockout.

Thermal Shutdown

When the junction temperature exceeds the OTP threshold value, the IC will shut down the switching operation. Once the junction temperature cools down and is lower than the OTP lower threshold, the converter will autocratically resume switching.

Copyright ©2016 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.



Absolute Maximum Ratings (Note 1)

• VIN to GND	0.3V to 20V
• SW to GND	- –0.3V to (V _{IN} + 0.3V)
<10ns	- –5V to 25V
BOOT to GND	- (V _{SW} - 0.3V) to (V _{SW} + 6V)
All Other Pins	- –0.3V to 6V
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
TSOT-23-6 (FC)	- 1.429W
Package Thermal Resistance (Note 2)	
TSOT-23-6 (FC), θ_{JA}	- 70°C/W
TSOT-23-6 (FC), θ _{JC}	- 15°C/W
Lead Temperature (Soldering, 10 sec.)	- 260°C
Junction Temperature	- 150°C
Storage Temperature Range	- –65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Model)	- 2kV

Recommended Operating Conditions (Note 4)

Supply Input Voltage, VIN	4.3V to 18V
Junction Temperature Range	–40°C to 125°C
Ambient Temperature Range	–40°C to 85°C

Electrical Characteristics

(V_{IN} = 12V, T_A = 25°C, unless otherwise specified)

Parameter		Symbol	Conditions	Min	Тур	Max	Unit
Shutdown Current		ISHDN	V _{EN} = 0V			4	μA
Quiescent Current		lq	V _{EN} = 2V, V _{FB} = 1V		0.5		mA
	High-Side	R _{DS(ON)_} H	$V_{BST} - V_{SW} = 4.8V$		90	105	mΩ
Switch-On Resistance	Low-Side	RDS(ON)_L	V _{IN} = 5V		45	65	
Low-Side Current Limit		I _{LIM_L}		3.2	3.9	4.5	Α
High-Side Current Limit		Ilim_h			6.5		Α
Oscillator Frequency		f _{SW}			1400		kHz
Maximum Duty Cycle		D _{MAX}			80		%
Minimum On-Time		ton(MIN)			40		ns
Feedback Reference Voltage		V _{REF}		591	600	609	mV
EN Rising Threshold		V _{EN_H}		1.5			V
EN Falling Threshold		V _{EN_L}				0.4	V
VIN Under-Voltage Lockout Threshold-Rising				3.55	3.9	4.25	V
VIN Under-Voltage Lockout Threshold-Hysteresis					340		mV

Copyright ©2016 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

4

DS6224D-00 August 2016

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Soft-Start Period	tss			800		μS
Thermal Shutdown				160		°C
Thermal Hysteresis				20		°C
V _{OUT} Discharge Resistance	RDISCHG	EN = 0V, V _{OUT} = 0.5V		50	100	Ω
Quitaut Linder Veltage Trip Threshold	4	UVP detection	70	75	80	- %
Output Under-Voltage Trip Threshold		Hysteresis		10		70
Output Under-Voltage Delay				250		μS

- **Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- **Note 2.** θ_{JA} is measured under natural convection (still air) at $T_A = 25^{\circ}C$ with the component mounted on a high effectivethermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. The first layer is filled with copper. θ_{JC} is measured at the lead of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.

Typical Application Circuit





Table 1. Suggested Component Values


V _{OUT} (V)	R1 (k Ω)	R2 (k Ω)	L (μ H)	C_{OUT} (μF)	C _{FF} (pF)
5	110	15	2	22	12
3.3	115	25.5	1.8	22	12
2.5	25.5	8.06	1.5	22	NC
1	10	15	0.68	22	NC

Note : All the input and output capacitors are the suggested values, referring to the effective capacitances, subject to any de-rating effect, like a DC bias.


Typical Operating Characteristics


RICHTEK













Reference Voltage vs. Temperature



Switching Frequency vs. Input Voltage




Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.


DS6224D-00 August 2016

RT6224D





Copyright ©2016 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation. www.richtek.com DS6224D-00 August 2016



Time (10ms/Div)



Application information

Inductor Selection

Selecting an inductor involves specifying its inductance and also its required peak current. The exact inductor value is generally flexible and is ultimately chosen to obtain the best mix of cost, physical size, and circuit efficiency. Lower inductor values benefit from reduced size and cost and they can improve the circuit's transient response, but they increase the inductor ripple current and output voltage ripple and reduce the efficiency due to the resulting higher peak currents. Conversely, higher inductor values increase efficiency, but the inductor will either be physically larger or have higher resistance since more turns of wire are required and transient response will be slower since more time is required to change current (up or down) in the inductor. A good compromise between size, efficiency, and transient response is to use a ripple current (ΔI_L) about 20% to 50% of the desired full output load current. Calculate the approximate inductor value by selecting the input and output voltages, the switching frequency (f_{SW}), the maximum output current (IOUT(MAX)) and estimating a ΔI_L as some percentage of that current.

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_{L}}$$

Once an inductor value is chosen, the ripple current (ΔI_L) is calculated to determine the required peak inductor current.

$$\Delta I_{L} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L}$$
$$I_{L}(PEAK) = I_{OUT}(MAX) + \frac{\Delta I_{L}}{2}$$
$$I_{L}(VALLY) = I_{OUT}(MAX) - \frac{\Delta I_{L}}{2}$$

Considering the Typical Operating Circuit for 1V output at 3A and an input voltage of 12V, using an inductor ripple of 1A (50%), the calculated inductance value is :

$$L = \frac{1V \times (12 - 1V)}{12 \times 1400 \text{kHz} \times 1} = 0.65 \mu \text{H}$$

The ripple current was selected at 1A and, as long as we use the calculated 0.68μ H inductance, that should be the actual ripple current amount. The ripple current and required peak current as below :

$$\Delta I_{L} = \frac{1V \times (12 - 1V)}{12 \times 1400 \text{ kHz} \times 0.68 \mu \text{H}} = 0.96\text{A}$$

and $I_{L(\text{PEAK})} = 3\text{A} + \frac{0.96}{2} = 3.48\text{A}$

Inductor saturation current should be chosen over IC's current limit.

Input Capacitor Selection

The input filter capacitors are needed to smooth out the switched current drawn from the input power source and to reduce voltage ripple on the input. The actual capacitance value is less important than the RMS current rating (and voltage rating, of course). The RMS input ripple current (I_{RMS}) is a function of the input voltage, output voltage, and load current :

$$I_{RMS} = I_{OUT(MAX)} \times \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

Ceramic capacitors are most often used because of their low cost, small size, high RMS current ratings, and robust surge current capabilities. However, take care when these capacitors are used at the input of circuits supplied by a wall adapter or other supply connected through long, thin wires. Current surges through the inductive wires can induce ringing at the RT6224D input which could potentially cause large, damaging voltage spikes at VIN. If this phenomenon is observed, some bulk input capacitance may be required. Ceramic capacitors (to meet the RMS current requirement) can be placed in parallel with other types such as tantalum, electrolytic, or polymer (to reduce ringing and overshoot).

Choose capacitors rated at higher temperatures than required. Several ceramic capacitors may be paralleled to meet the RMS current, size, and height requirements of the application. The typical operating circuit use 10μ F and one 0.1μ F low ESR ceramic capacitors on the input.

Output Capacitor Selection

The RT6224D is optimized for ceramic output capacitors and best performance will be obtained using them. The total output capacitance value is usually determined by the desired output voltage ripple level and transient response requirements for sag (undershoot on positive load steps) and soar (overshoot on negative load steps).

Output Ripple

Output ripple at the switching frequency is caused by the inductor current ripple and its effect on the output capacitor's ESR and stored charge. These two ripple components are called ESR ripple and capacitive ripple. Since ceramic capacitors have extremely low ESR and relatively little capacitance, both components are similar in amplitude and both should be considered if ripple is critical.

 $V_{RIPPLE} = V_{RIPPLE(ESR)} + V_{RIPPLE(C)}$ $V_{RIPPLE(ESR)} = \Delta I_L \times R_{ESR}$ $V_{RIPPLE(C)} = \frac{\Delta I_L}{8 \times C_{OUT} \times f_{SW}}$

For the Typical Operating Circuit for 1V output and an inductor ripple of 0.96A, with 22μ F output capacitance each with about $5m\Omega$ ESR including PCB trace resistance, the output voltage ripple components are :

 $V_{\text{RIPPLE(ESR)}} = 0.96\text{A} \times 5\text{m}\Omega = 4.8\text{mV}$ $V_{\text{RIPPLE(C)}} = \frac{0.96\text{A}}{8 \times 22\mu\text{F} \times 1400\text{kHz}} = 3.9\text{mV}$ $V_{\text{RIPPLE}} = 4.8\text{mV} + 3.9\text{mV} = 8.7\text{mV}$

Output Transient Undershoot and Overshoot

In addition to voltage ripple at the switching frequency, the output capacitor and its ESR also affect the voltage sag (undershoot) and soar (overshoot) when the load steps up and down abruptly. The ACOTTM transient response is very quick and output transients are usually small.

However, the combination of small ceramic output capacitors (with little capacitance), low output voltages (with little stored charge in the output capacitors), and low duty cycle applications (which require high inductance to get reasonable ripple currents with high input voltages) increases the size of voltage variations in response to very quick load changes. Typically, load changes occur slowly with respect to the IC's 1400kHz switching frequency.

But some modern digital loads can exhibit nearly instantaneous load changes and the following section shows how to calculate the worst-case voltage swings in response to very fast load steps.

The output voltage transient undershoot and overshoot each have two components : the voltage steps caused by the output capacitor's ESR, and the voltage sag and soar due to the finite output capacitance and the inductor current slew rate. Use the following formulas to check if the ESR is low enough (typically not a problem with ceramic capacitors) and the output capacitance is large enough to prevent excessive sag and soar on very fast load step edges, with the chosen inductor value.

The amplitude of the ESR step up or down is a function of the load step and the ESR of the output capacitor :

V_{ESR_STEP} = $\Delta I_{OUT} \times R_{ESR}$

The amplitude of the capacitive sag is a function of the load step, the output capacitor value, the inductor value, the input-to-output voltage differential, and the maximum duty cycle. The maximum duty cycle during a fast transient is a function of the on-time and the minimum off-time since the ACOTTM control scheme will ramp the current using on-times spaced apart with minimum off-times, which is as fast as allowed. Calculate the approximate on-time (neglecting parasitics) and maximum duty cycle for a given input and output voltage as :

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \times f_{SW}}$$
 and $D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OFF(MIN)}}$

The actual on-time will be slightly longer as the IC compensates for voltage drops in the circuit, but we can neglect both of these since the on-time increase compensates for the voltage losses. Calculate the output voltage sag as :

$$V_{SAG} = \frac{L \times (\Delta I_{OUT})^2}{2 \times C_{OUT} \times (V_{IN(MIN)} \times D_{MAX} - V_{OUT})}$$

The amplitude of the capacitive soar is a function of the load step, the output capacitor value, the inductor value and the output voltage :

$$V_{\text{SOAR}} = \frac{L \times (\Delta I_{\text{OUT}})^2}{2 \times C_{\text{OUT}} \times V_{\text{OUT}}}$$

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS6224D-00 August 2016

Feed-Forward Capacitor (C_{FF})

The RT6224D is optimized for ceramic output capacitors and for low duty cycle applications. However for high-output voltages, with high feedback attenuation, the circuit's response becomes over-damped and transient response can be slowed. In high-output voltage circuits ($V_{OUT} > 3.3V$) transient response is improved by adding a small "feedforward" capacitor (C_{FF}) across the upper FB divider resistor (Figure 1), to increase the circuit's Q and reduce damping to speed up the transient response without affecting the steady-state stability of the circuit. Choose a suitable capacitor value that following below step.

• Get the BW the quickest method to do transient response form no load to full load. Confirm the damping frequency. The damping frequency is BW.




Figure 1. C_{FF} Capacitor Setting

CFF can be calculated base on below equation :

 $C_{FF} = \frac{1}{2 \times 3.1412 \times R1 \times BW \times 0.8}$

Internal Soft-Start (SS)

The RT6224D soft-start uses an internal soft-start time $800\mu s$.

Following below equation to get the minimum capacitance range in order to avoid UV occur.

 $t = \frac{C_{OUT} \times V_{OUT} \times 0.6 \times 1.2}{(I_{LIM} - Load \ Current) \times 0.8}$ $t \le 800 \mu s$

Enable Operation (EN)

For automatic start-up the EN pin can be connected to V_{IN} , through a 100k Ω resistor. Its large hysteresis band makes EN useful for simple delay and timing circuits. EN can be externally pulled to V_{IN} by adding a resistor-capacitor delay (R_{EN} and C_{EN} in Figure 2). Calculate the delay time using EN's internal threshold where switching operation begins (1.5V, typical).

An external MOSFET can be added to implement digital control of EN when no system voltage above 2V is available (Figure 3). In this case, a $100k\Omega$ pull-up resistor, R_{EN}, is connected between VIN and the EN pin. The MOSFET Q1 will be under logic control to pull down the EN pin. To prevent enabling circuit when VIN is smaller than the VOUT target value or some other desired voltage level, a resistive voltage divider can be placed between the input voltage and ground and connected to EN to create an additional input under voltage lockout threshold (Figure 4).




Figure 2. External Timing Control




Figure 3. Digital Enable Control Circuit




Figure 4. Resistor Divider for Lockout Threshold Setting

Copyright ©2016 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation. www.richtek.com DS6224D-00 August 2016 12

RT6224D

Output Voltage Setting

Set the desired output voltage using a resistive divider from the output to ground with the midpoint connected to FB. The output voltage is set according to the following equation :

V_{OUT} = 0.6 x (1 + R1 / R2)




Figure 5. Output Voltage Setting

Place the FB resistors within 5mm of the FB pin. Choose R2 between $10k\Omega$ and $100k\Omega$ to minimize power consumption without excessive noise pick-up and calculate R1 as follows :

$$R1 = \frac{R2 \times (V_{OUT} - 0.6)}{0.6}$$

For output voltage accuracy, use divider resistors with 1% or better tolerance.

External BOOT Bootstrap Diode

When the input voltage is lower than 5.5V it is recommended to add an external bootstrap diode between VIN (or VINR) and the BOOT pin to improve enhancement of the internal MOSFET switch and improve efficiency. The bootstrap diode can be a low cost one such as 1N4148 or BAT54.

External BOOT Capacitor Series Resistance

The internal power MOSFET switch gate driver is optimized to turn the switch on fast enough for low power loss and good efficiency, but also slow enough to reduce EMI. Switch turn-on is when most EMI occurs since V_{SW} rises rapidly. During switch turn-off, SW is discharged relatively slowly by the inductor current during the deadtime between high-side and low-side switch on-times. In some cases it is desirable to reduce EMI further, at the expense of some additional power dissipation. The switch turn-on can be slowed by placing a small (<47 Ω) resistance

between BOOT and the external bootstrap capacitor. This will slow the high-side switch turn-on and V_{SW} 's rise. To remove the resistor from the capacitor charging path (avoiding poor enhancement due to undercharging the BOOT capacitor), use the external diode shown in Figure 6 to charge the BOOT capacitor and place the resistance between BOOT and the capacitor/diode connection.




Figure 6. External Bootstrap Diode

Over-Temperature Protection

The RT6224D features an over-temperature protection (OTP) circuitry to prevent from overheating due to excessive power dissipation. The OTP will shut down switching operation when junction temperature exceeds 160°C. Once the junction temperature cools down by approximately 20°C, the converter will resume operation. To maintain continuous operation, the maximum junction temperature should be lower than 125°C.

Under-Voltage Protection

Hiccup Mode

The RT6224D provides Hiccup Mode under-voltage protection (UVP). When the V_{FB} voltage drops below 0.45V, the UVP function will be triggered to shut down switching operation. If the UVP condition remains for a period, the RT6224D will retry automatically. When the UVP condition is removed, the converter will resume operation. The UVP is disabled during soft-start period.

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow,

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS6224D-00 August 2016

and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}}$


14

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a TSOT-23-6 (FC) package, the thermal resistance, θ_{JA} , is 70°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at $T_A = 25^{\circ}$ C can be calculated as below :

 $P_{D(MAX)}$ = (125°C - 25°C) / (70°C/W) = 1.429W for a TSOT-23-6 (FC) package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curves in Figure 7 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.



RICHTE

Figure 7. Derating Curve of Maximum Power Dissipation

Layout Considerations

For best performance of the RT6224D, the following layout guidelines must be strictly followed.

- Input capacitor must be placed as close to the IC as possible.
- SW should be connected to inductor by wide and short trace. Keep sensitive components away from this trace.





Figure 8. PCB Layout Guide

Copyright ©2016 Richtek Technology Corporation. All rights reserved.	RICHTEK is a registered trademark of Richtek Technology Corporation.
www.richtek.com	DS6224D-00 August 2016



Outline Dimension



Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
	Min.	Max.	Min.	Max.	
A	0.700	1.000	0.028	0.039	
A1	0.000	0.100	0.000	0.004	
В	1.397	1.803	0.055	0.071	
b	0.300	0.559	0.012	0.022	
С	2.591	3.000	0.102	0.118	
D	2.692	3.099	0.106	0.122	
е	0.950		0.0	37	
Н	0.080	0.254	0.003	0.010	
L	0.300	0.610	0.012	0.024	

TSOT-23-6 (FC) Surface Mount Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

单击下面可查看定价,库存,交付和生命周期等信息

>>Richtek(台湾立锜)