## 2A, 6.5V, Ultra Low Noise, Ultra Low Dropout Linear Regulator

### **General Description**

The RTQ2520 is a high-current (2A), low-noise ( $7\mu V_{RMS}$ ), high accuracy (1% over line, load, and temperature), low-dropout linear regulator (LDO) capable of sourcing 2A with extremely low dropout (max. 125mV). The device supports single input supply voltage as low to 1.1V that makes it easy to use.

The low noise, high PSRR and high output current capability makes the RTQ2520 ideal to power noise-sensitive devices such as analog-to-digital converters (ADCs), digital-toanalog converters (DACs), and RF components. With very high accuracy, remote sensing, and soft-start capabilities to reduce inrush current, the RTQ2520 is ideal for powering digital loads such as FPGAs, DSPs, and ASICs.

The external enable control and power good indicator function makes the sequence control easier. The output noise immunity is enhanced by adding external bypass capacitor on NR/SS pin. The device is fully specified over the temperature range of  $T_J = -40^{\circ}$ C to 125°C and is offered in the WDFN-8EL 3x3 package.


### Features

- Input Voltage Range : 1.1V to 6.5V
- Output Voltage Range : 0.5V to 5.5V
- Accurate Output Voltage Accuracy (1%) Over Line, Load and Temperature
- Ultra High PSRR : 38dB at 500kHz
- Excellent Noise Immunity
  - ▶ 7µV<sub>RMS</sub> at 0.5V Output
  - ▶ 10µV<sub>RMS</sub> at 3.3V Output
- Ultra Low Dropout Voltage : 125mV at 2A
- Enable Control
- Programmable Soft-Start Output
- $\bullet$  Stable with a 22 $\mu F$  or Larger Ceramic Output Capacitor
- Support Power-Good Indicator Function
- RoHS Compliant and Halogen Free

### Applications

- Portable Electronic Device
- Wireless Infrastructure : SerDes, FPGA, DSP
- RF, IF Components : VCO, ADC, DAC, LVDS

### **Simplified Application Circuit**



Copyright ©2021 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



## **Ordering Information**

RTQ2520

—Package Type QW : WDFN-8EL 3x3 (W-type)

Lead Plating System
G : Green (Halogen Free and Pb Free)


Note :

Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

## **Pin Configuration**





WDFN-8EL 3x3

## **Marking Information**

SQ=YM DNN SQ= : Product Code YMDNN : Date Code

**Functional Pin Description** 


Pin No.	Pin Name	Pin Function					
1	VOUT	LDO output pins. A $22\mu$ F or larger ceramic capacitor ( $10\mu$ F or greater of effective capacitance) is required for stability. Place the output capacitor as close to the device as possible and minimize the impedance between VOUT pin to load.					
2	FB	Feedback voltage input. This pin is used to set the desired output voltage via an external resistive divider. The feedback reference voltage is 0.5V typically.					
3, 9 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum the power dissipation.					
4	PGOOD	Power good indicator output. An open-drain output and active high when the output voltage reaches 88% of the target. The pin is pulled to ground when the output voltage is lower than its specified threshold, EN shutdown, OCP and OTP.					
5	NC	No internal connection. Leave these pins floating doesn't affect the chip functionality. By connecting these pins to GND, design engineers could extend the GND copper coverage on the PCB top layer to enhance the thermal convection.					
6	NR/SS	Noise-reduction and soft-start pin. Decouple this pin to GND with an external capacitor $C_{NR/SS}$ can not only reduce output noise to very low levels but also slow down the VOUT rise like a soft-start behavior. For low noise applications, a 10nF to 1µF $C_{NR/SS}$ is suggested.					
7	EN	Enable control input. Connecting this pin to logic high enables the regulator or driving this pin low puts it into shutdown mode. The device can operate with $V_{IN}$ and $V_{EN}$ sequenced in any order. Mostly, enabling the device after $V_{IN}$ is present can achieve precise timing control.					
8	VIN	Supply input. A minimum of $22\mu$ F ceramic capacitor or greater of capacitance is required and should be placed as close as possible to this pin for better noise rejection.					

Copyright ©2021 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

www.richtek.com

DSQ2520-00 September 2021

## **Functional Block Diagram**



## Operation

The RTQ2520 operates with single supply input ranging from 1.1V to 6.5V and capable to deliver 2A current to the output. The device features high PSRR and low noise provides a clean supply to the application.

A low-noise reference and error amplifier are included to reduce device noise. The NR/SS capacitor filters the noise from the reference and feed-forward capacitor filters the noise from the error amplifier. The high power-supply rejection ratio (PSRR) of the RTQ2520 minimize the coupling of input supply noise to the output.

### **Enable and Shutdown**

The RTQ2520 provides an EN pin, as an external chip enable control, to enable or disable the device.  $V_{\text{EN}}$  below 0.5 V turns the regulator off and enters the shutdown mode, while  $V_{\text{EN}}$  above 1.1V turns the regulator on. When the regulator is shutdown, the ground current is reduced to a maximum of 25µA. The enable circuitry has hysteresis (typically 50mV) for use with relatively slowly ramping analog signals.

input as close as possible to prevent voltage droops on the VIN line from triggering the enable circuit.

### Programmable Soft-Start

The noise-reduction capacitor ( $C_{NR/SS}$ ) accomplishes dual purpose of both noise-reduction and programming the softstart ramp time during turn-on. When EN and UVLO exceeds the respective threshold voltage, the RTQ2520 active a quick-start circuit to charge the noise reduction capacitor ( $C_{NR/SS}$ ) and then the output voltage ramps up.

#### **Power Good**

The power-good circuit monitors the feedback pin voltage to indicate the status of the output voltage. The opendrain PGOOD pin requires an external pull-up resistor to an external supply, any downstream device can receive power-good as a logic signal that can be used for sequencing. Pull-up resistor from  $10k\Omega$  to  $100k\Omega$  is recommended. Make sure that the external pull-up supply voltage results in a valid logic signal for the receiving device or devices.

If not used, connect EN to the largest capacitance on the

Copyright ©2021 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DSQ2520-00 September 2021

## **RTQ2520**

After start-up, the PGOOD pin becomes high impedance when the feedback voltage exceeds V<sub>PGOOD HYS</sub> (Typically 90% of 0.5V reference voltage level). The PGOOD is pulled to GND when the feedback pin voltage falls below the VIT\_PGOOD, EN low, current limit, and OTP.

### **Under-Voltage Lockout (UVLO)**

The UVLO circuit monitors the input voltage to prevent the device from turning on before VIN rises above the  $V_{UVLO}$ threshold. The UVLO circuit also disables the output of the device when VIN fall below the lockout voltage  $(V_{UVLO} - \Delta V_{UVLO})$ . The UVLO circuit responds quickly to glitches on VIN and attempts to disable the output of the device if VIN collapse.

### Internal Current Limit (ILIM)

The RTQ2520 continuously monitors the output current to protect the pass transistor against abnormal operations. When an overload or short circuit is encountered, the current limit circuitry controls the pass transistor's gate voltage to limit the output within the predefined range.

Thermal shutdown can activate during a current limit event because of the high power dissipation typically found in these conditions. To ensure proper operation of the current limit, minimize the inductances to the input and load. Continuous operation in current limit is not recommended.

By reason of the build-in body diode, the pass transistor conducts current when the output voltage exceeds input voltage. Since the current is not limited, external current protection should be added if the device may work at reverse voltage state.

### **Over-Temperature Protection (OTP)**

The RTQ2520 implements thermal shutdown protection. The device is disable when the junction temperature (T<sub>J</sub>) exceeds 160°C (typical). The LDO automatically turn-on again when the temperature falls to 140°C (typical).

For reliable operation, limit the junction temperature to a maximum of 125°C. Continuously running the RTQ2520 into thermal shutdown or above a junction temperature of 125°C reduces long-term reliability.

### **Output Active Discharge**

When the device is disabled, the RTQ2520 discharges the LDO output (via VOUT pins) through an internal several hundred ohms to ground. Do not rely on the active discharge circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can possibly flow from the output to the input. External current protection should be added if the device may work at reverse voltage state.

### Absolute Maximum Ratings (Note 1)

• VIN, PGOOD, EN	0.3V to 7V
• VOUT	0.3V to (V <sub>IN</sub> + 0.3V)
• NR/SS, FB	0.3V to 3.6V
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
WDFN-8EL 3x3	- 3.27W
Package Thermal Resistance (Note 2)	
WDFN-8EL 3x3, θ <sub>JA</sub>	- 30.5°C/W
WDFN-8EL 3x3, θ <sub>JC</sub>	- 7.5°C/W
Lead Temperature (Soldering, 10 sec.)	- 260°C
Junction Temperature	- 150°C
Storage Temperature Range	- –65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Model)	- 2kV

### Recommended Operating Conditions (Note 4)

Supply Input Voltage, VIN	1.1V to 6.5V
• Junction Temperature Range	–40°C to 125°C

### **Electrical Characteristics**

Over operating temperature range ( $T_J = -40^{\circ}C$  to  $125^{\circ}C$ ), ( $1.1V \le V_{IN} < 6.5V$  and  $V_{IN} \ge V_{OUT(TARGET)} + 0.3$  V,  $V_{OUT(TARGET)} = 0.5V$ , VOUT connected to  $50\Omega$  to GND,  $V_{EN} = 1.1$  V,  $C_{IN} = 10\mu$ F,  $C_{OUT} = 22\mu$ F,  $C_{NR/SS} = 0$ nF,  $C_{FF} = 0$ nF, and PGOOD pin pulled up to  $V_{IN}$  with  $100k\Omega$ , unless otherwise noted. (Note 5)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit		
Operating Input Voltage Range	VIN		1.1		6.5	V		
Feedback Reference Voltage	V <sub>REF</sub>			0.5		V		
NR/SS Pin Voltage	VNR/SS			0.5		V		
Under-Voltage	Vuvlo	V <sub>IN</sub> increasing		1.02	1.085	V		
Lock-Out	$\Delta V$ uvlo	Hysteresis		150		mV		
Output Voltage Range			0.5V -1.5%		5.5V +1%	V		
Output Voltage		$V_{IN}$ = $V_{OUT}$ + 0.3V, 0.5V $\leq V_{OUT} < 0.8V$ 5mA $\leq I_{OUT} \leq 2A$	-1.5		+1.5			
Accuracy (Note 6)	Vout	$\label{eq:VIN} \begin{array}{l} V_{IN} = V_{OUT} + 0.3 \text{V}, \ 0.8 \text{V} \leq V_{OUT} \leq 5.5 \text{V} \\ 5 \text{mA} \leq I_{OUT} \leq 2 \text{A} \end{array}$	-1		+1	%		
Line Regulation	$\Delta V_{OUT}/\Delta V_{IN}$	$I_{OUT}$ = 5mA, $1.4V \le V_{IN} \le 6.5~V$		0.05		%/V		
Load Regulation	$\Delta V_{OUT} / \Delta I_{OUT}$	$5mA \le I_{OUT} \le 2A$ 0.08			%/A			
Dropout Voltage	Vdrop	I <sub>OUT</sub> = 2A, V <sub>FB</sub> = 0.5V – 3%			125	mV		
Output Current Limit	ent Limit ILIM VOUT = 90% VOUT(TARGET), VIN = VOUT(TARGET) + 400mV		2.1	3.4	4.2	А		

Copyright ©2021 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.



Parameter	Symbol	Test Condit	Min	Тур	Max	Unit	
		Minimum load, V <sub>IN</sub> = 6.5V, I <sub>OUT</sub> = 5mA			2.8	4	m۸
Ground Pin Current	Ignd	Maximum load, $V_{IN} = 1.4V$ , $I_{OUT} = 2A$			3.7	5.5	mA
		Shutdown, PGOOD = $(V_{IN} = 6.5V, V_{EN} = 0.5V)$				25	μΑ
EN Pin Current	I <sub>EN</sub>	V <sub>IN</sub> = 6.5V, V <sub>EN</sub> = 0V a	nd 6.5V	-0.1		0.1	μΑ
EN Pin Threshold	Ven_h	EN Input Voltage "H"		1.1		6.5	V
Voltage	Ven_L	EN Input Voltage "L"		0		0.5	V
PGOOD Pin Threshold	VIT_PGOOD	For the direction PGOC falling with decreasing		0.82 x Vout	0.883 x Vout	0.93 х Vouт	V
PGOOD Pin Hysteresis	Vpgood_hys	For PGOOD signal risi		0.025 x V <sub>OUT</sub>	-	V	
PGOOD Pin Low- Level Output Voltage	Vpgood_l	Vout < Vit_pgood, Ipgood = -1mA (currer			0.4	V	
PGOOD Pin Leakage Current	Ipgood_lk	V <sub>OUT</sub> > V <sub>IT_PGOOD</sub> , V <sub>PGOOD</sub> = 6.5V			1	μΑ	
NR/SS Pin Charging Current	INR/SS	V <sub>NR/SS</sub> = GND, V <sub>IN</sub> = 6	4	6.2	9	μΑ	
FB Pin Leakage Current	IFB	V <sub>IN</sub> = 6.5V		-100		100	nA
Power Supply	2022	V <sub>IN</sub> = 4.3V, V <sub>OUT</sub> = 3.3V,	f = 10kHz		60		9
Rejection Ratio	jection Ratio		f = 500kHz		38		dB
		BW = 10Hz to 100kHz I <sub>OUT</sub> = 2A	V <sub>IN</sub> = 1.1V, V <sub>OUT</sub> = 0.5V		7		
Output Noise Voltage	eno	C <sub>NR/SS</sub> = 100nF C <sub>FF</sub> = 10nF C <sub>OUT</sub> = 22µF			10		μVrмs
Thermal Shutdown	Tap	Temperature increasing		160		°C	
Threshold	T <sub>SD</sub>	Temperature decreasir	140 -		- °C		

- Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2.  $\theta_{JA}$  is measured under natural convection (still air) at  $T_A = 25^{\circ}C$  with the component mounted on a high effectivethermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.  $\theta_{JC}$  is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5.  $V_{OUT(TARGET)}$  is the expected  $V_{OUT}$  value set by the external feedback resistors. The 50 $\Omega$  load is disconnected when the test conditions specify an  $I_{OUT}$  value.
- Note 6. External resistor tolerance is not taken into account.

Copyright ©2021 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



## **Typical Application Circuit**





Figure 1. Configuration Circuit for VOUT Adjusted by a Resistive Divider


	External Restive Divider Combinations					
Output Voltage (V)	<b>R1 (k</b> Ω)	<b>R2 (k</b> Ω)				
0.7	12.4	31				
1	12.4	12.4				
1.2	12.4	8.86				
1.5	12.4	6.2				
1.8	12.4	4.77				
2.5	12.4	3.1				
3.3	12.4	2.21				
4.5	12.4	1.55				
5	12.4	1.38				

Table 1. Recommended Feedback-Resistor Values

Copyright ©2021 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.


## **Typical Operating Characteristics**






Load Transient Response











Copyright ©2021 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.












Input UVLO vs. Temperature





### **Application Information**

The RTQ2520 is a high current, low-noise, high accuracy, low-dropout linear regulator which capable of sourcing 2A with only maximum 125mV dropout. The input voltage operating range from 1.1V to 6.5V and adjustable output voltage from 0.5V to ( $V_{IN} - V_{DROP}$ ) via external resistor setting and get required output target.

### **Output Voltage Setting**

The output voltage of the RTQ2520 can be set by external resistors to achieve different output target.

Using external resistors, the output voltage is determined by the values of R1 and R2 as Figure 2. The values of R1 and R2 can be calculated with any voltage value via use the formula given in Equation :




Figure 2. Output Voltage Set by External Resistors

### **Dropout Voltage**

The dropout voltage refers to the voltage difference between the VIN and VOUT pins while operating at specific output current. The dropout voltage V<sub>DROP</sub> also can be expressed as the voltage drop on the pass-FET at specific output current (I<sub>RATED</sub>) while the pass-FET is fully operating at ohmic region and the pass-FET can be characterized as an resistance R<sub>DS(ON)</sub>. Thus the dropout voltage can be defined as (V<sub>DROP</sub> = V<sub>IN</sub> - V<sub>OUT</sub> = R<sub>DS(ON)</sub> x I<sub>RATED</sub>). For normal operation, the suggested LDO operating range is (V<sub>IN</sub> > V<sub>OUT</sub> + V<sub>DROP</sub>) for good transient response and PSRR ability. Vice versa, while operating at the ohmic region will degrade the performance severely.

### $C_{\text{IN}}$ and $C_{\text{OUT}}$ Selection

The RTQ2520 is designed to support the low equivalent series resistance (ESR) ceramic capacitors for application. The X7R, X5R, and COG-rated ceramic capacitors is

recommended due to its good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

However, ceramic capacitance varies with operating voltage and temperature and the design engineer must be aware of these characteristics. It is recommended to use capacitors of  $22\mu$ F or greater ( $10\mu$ F or greater of effective capacitance ) to ensure stability. Input capacitance is selected to minimize transient input droop during load current steps. For general applications, an input capacitor of at least  $22\mu$ F is highly recommended for minimal input impedance. If the trace inductance between the RTQ2520 input supply is high, a fast load transient any cause VIN voltage level ringing and above the absolute maximum voltage rating that also damage the device. Adding more input capacitors is available to restrict the ringing and to keep it not above the device absolute maximum ratings.

### Feed-Forward Capacitor (C<sub>FF</sub>)

The RTQ2520 is designed to be stable without the external feed-forward capacitor ( $C_{FF}$ ). However, a 10nF external feed-forward capacitor optimizes the transient, noise, and PSRR performance. A higher capacitance  $C_{FF}$  can be also used, but the start-up time is longer and the power-good signal can incorrectly indicate that the output voltage is settled.

### Soft-Start and Noise Reduction (C<sub>NR/SS</sub>)

The RTQ2520 is designed for a programmable, monotonic soft-start time of output rising, it can be achieved via an external capacitor ( $C_{NR/SS}$ ) on NR/SS pin. Using an external  $C_{NR/SS}$  is recommended for general application, not only for the in-rush current minimization but also helps reduce the noise component from internal reference.

During the monotonic start-up procedure, the error amplifier of the RTQ2520 tracks the voltage ramp of the external soft-start capacitor( $C_{NR/SS}$ ) until the voltage approaches the internal reference 0.5V. The soft-start ramp time can be calculated with Equation a1 and which is depends on the soft-start charging current ( $I_{NR/SS}$ ), the soft-start capacitance ( $C_{NR/SS}$ ), and the internal reference 0.5V ( $V_{REF}$ ).

Copyright ©2021 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

## **RTQ2520**

$$t_{SS} = \frac{\left(V_{REF} \times C_{NR/SS}\right)}{I_{NR/SS}}$$
(a1)

For noise-reduction consideration, the  $C_{NR/SS}$  also conjunction with an internal noise-reduction resistor that forms a low-pass filter (LPF) and filters out the noise from the internal bandgap reference before it being gained up via the error amplifier, thus reducing the total device noise floor.

#### **Input Inrush Current**

During start-up process, the input Inrush current into VIN pin is consists of the sum of load current and the charging current of the output capacitor. The inrush current is difficult to measure that the input capacitor must be removed and which is not recommended. Generally, the soft-start inrush current can be estimated by Equation b1, which  $V_{OUT}(t)$  is the instantaneous output voltage of the power-up ramp,  $dV_{OUT}(t)$  / dt is the slope of the  $V_{OUT}$  ramp and  $R_{LOAD}$  is the resistive load impedance.

$$I_{OUT}(t) = \frac{\left(C_{OUT} \times dV_{OUT}(t)\right)}{dt} + \left(\frac{V_{OUT}(t)}{R_{LOAD}}\right) \quad (b1)$$

### Under-Voltage Lockout (UVLO)

The under-voltage lockout (UVLO) threshold is the minimum input operational voltage range that ensure the device stays disabled. Figure 3 explain the UVLO circuits being triggered between three different input voltage events(duration a, b and c), assuming  $V_{EN} \ge V_{EN H}$  for all time duration. For duration "a", input power starts rising and V<sub>IN</sub> over the UVLO rising threshold, the V<sub>OUT</sub> starts power on then reached the target level and under regulated. Duration "b" is assume VIN occurs instant power line unstable and have droop severely, the VIN droop level not lower than UVLO falling threshold, the device maintain normal work status, VOUT still under regulated. The duration "c" is happens VIN droop level lower than UVLO falling threshold, the control loop of device is disabled and don't have the regulation ability either, the VOUT droop in the mean time. For general application, instant power line transient with long power trace between VIN pin may have V<sub>IN</sub> level unstable force the device trap into duration c and makes output voltage collapse. In this case, adding more input capacitance or improving input trace layout on PCB are effectively to make sure input power stabilization.

#### **Power-Good (PGOOD) Function**

The Power-Good function is monitors the voltage level at the feedback pin to indicate the output voltage status is works normal or not, this function enables others devices receive the RTQ2520's Power-Good signal as a logic signal that can be used for the sequence design of the system application. The PGOOD pin is an open-drain structure and an external pull-up resistor connecting to an external supply is necessary. The pulled-up resistor value between  $10k\Omega$  to  $100k\Omega$  is recommended for proper operation. The lower limit of  $10k\Omega$  results from the maximum pulled-down strength of the power-good transistor, and the upper limit of  $100k\Omega$  results from the maximum leakage current at the power-good node.

Figure 4 demonstrates some PGOOD scenarios versus the VIN, EN and protection status. Duration "a" is present the device is under the operation while  $V_{FN}$  is higher than  $V_{EN H}$  threshold, the output voltage  $V_{OUT}$  start rising(the rising time has related with soft-start capacitor C<sub>NR/SS</sub>), after V<sub>OUT</sub> over PGOOD hysteresis threshold, the reflected feedback voltage V<sub>FB</sub> exceeds V<sub>PGOOD HYS</sub> threshold, the PGOOD pin is high impedance. The duration "b" indicates some unpredictable operation happens (ex: OTP, OCP or output voltage droop severely caused by very fast load variation). Where the  $V_{FB}$  lower than  $V_{IT PGOOD}$ threshold and the  $V_{PGOOD}$  is pulled to GND for the indication that output voltage status is not ready. While duration "c" is assume  $V_{OUT}$  have small droop that not lower than PGOOD falling threshold, the PGOOD pin remain high impedance. After V<sub>EN</sub> goes logic low level, V<sub>PGOOD</sub> pulled to GND as duration "d" presented.

Copyright ©2021 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation. www.richtek.com DSQ2520-00 September 2021








Figure 3. Under-Voltage Lockout Trigging Conditions and Output Variation





#### **Reverse Current Protection**

If the maximum V<sub>OUT</sub> exceeds V<sub>IN</sub> + 0.3V, that may induce reverse current from VOUT to VIN that flows through the body diode of pass element instead of the normal conducting channel. In this case, the pass element maybe damaged. For example, the output is biased above input supply voltage level or input supply has instant collapse at light load operation that makes V<sub>IN</sub> < V<sub>OUT</sub>. As shown in Figure 5, an external Schottky diode could be added to prevent the pass element be damaged from the reverse current.




Figure 5. Application Circuit for Reverse Current Protection

#### **Thermal Considerations**

14

Thermal protection limits power dissipation in the RTQ2520.When power dissipation on pass element ( $P_{DIS} = (V_{IN} - V_{OUT}) \times I_{OUT}$ ) is too much that raise the operation junction temperature exceeds 160°C, the OTP circuit starts the thermal shutdown function and turns the pass element off. The pass element turns on again after the junction temperature cools down by 20°C. The RTQ2520 output voltage will be closed to zero when output short circuit occurs as shown in Figure 6. It can reduce the chip temperature and provides maximum safety to end users when output short circuit occurs.

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be

calculated using the following formula :

 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}}$ 

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WDFN-8EL 3x3 package, the thermal resistance,  $\theta_{JA}$ , is 30.5°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at  $T_A = 25^{\circ}$ C can be calculated as below :

 $P_{D(MAX)}$  = (125°C - 25°C) / (30.5°C/W) = 3.27W for a WDFN-8EL 3x3 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curves in Figure 7 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 6. Short-Circuit Protection when Output Short-Circuit Occurs






Figure 7. Derating Curve of Maximum Power Dissipation

## **Outline Dimension**





DETAIL A Pin #1 ID and Tie Bar Mark Options


Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions	In Millimeters	<b>Dimensions In Inches</b>			
	Min	Max	Min	Max		
А	0.700	0.800	0.028	0.031		
A1	0.000	0.050	0.000	0.002		
A3	0.175	0.250	0.007	0.010		
b	0.180	0.300	0.007	0.012		
D	2.950	3.050	0.116	0.120		
D2	2.200	2.700	0.087	0.106		
Е	2.950	3.050	0.116	0.120		
E2	1.450	1.750	0.057	0.069		
е	0.5	500	0.0	)20		
L	0.350	0.350 0.450 0.014		0.018		

W-Type 8EL DFN 3x3 Package (0.5mm Lead Pitch)



## **Footprint Information**



Package	Number of		Footprint Dimension (mm)					Tolerance		
i ackage	Pin	Р	А	В	С	D	Sx	Sy	М	TOIETANCE
V/W/U/XDFN3x3-8E	8	0.50	3.80	2.10	0.85	0.30	2.40	1.65	1.80	±0.05

### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

#### RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

DSQ2520-00 September 2021

单击下面可查看定价,库存,交付和生命周期等信息

>>Richtek(台湾立锜)