3 Channel DC/DC Converters +LDO +LSW PMIC with I²C Interface for Industrial/Automotive Application

General Description

The RT2070 is a highly-integrated low-power highperformance analog SOC with PMIC (Power Management IC) in one single chip designed for Industrial/Automotive applications.

The RT2070 PMIC includes one high voltage synchronous step-down DC/DC converter, two low voltage synchronous step-down DC/DC converters, one low dropout LDO and one load switch with soft-start control and current limit. All MOSFETs are integrated, and compensation networks are built-in.

The RT2070 also uses $1²C$ interface to set timing of power on/off, sequence and discharge function, and includes power good indicator (PGOOD).

The RT2070 is an Automotive-Grade Product that is AEC-Q100 Grade 1 Qualified and provides fault condition protections, including over-current protection, undervoltage lockout, over-voltage protection and overtemperature protection.

Features

- **Input Voltage Operating Range is 4.5V to 15V**
- CH1 HV-Step-Down Regulator : V_{IN} Range is 4.5V **to 15V**
	- **Support up to 2A Loading with up to 90% Efficiency**
	- **Switching Frequency is 2MHz**
- **cH2/3 LV Step-Down Regulator : V_{IN} Range is 2.7V to 5.5V**
- **Support up to 1A Loading, with up to 90% Efficiency**
- **Switching Frequency is 2MHz**
- **.** Linear Regulator : V_{IN} Range is 2.7V to 5.5V **Max Loading 0.5A**
- **Load Switch (LSW) : VIN Range is 2.7V to 5.5V Max Loading 0.5A**
- **Sequence Can be Controlled by Setting the Resistances of the SEQ Pin**
- **AEC-Q100 Grade 1 Qualified**

Marking Information

- Industrial/Automotive Camera Module
- Car Infotainment

2R= : Product Code YMDNN : Date Code

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Ordering Information

RT2070□□

Package Type QW : WQFN-24L 4x4 (W-Type) (Exposed Pad-Option 1)

Lead Plating System G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- RoHS compliant and compatible with the current require ments of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Pin Configurations

WQFN-24L 4X4

Pin No. Pin Name **Pin Function** 1 **ENA** IC Enable Control Input. Hi Active. Internal pull-down resister (100kΩ). 2, 20 | NC | No Internal Connection. 3 VOUT4 Output Voltage Regulation Node for LDO4. 4 PVD4 Power Input for LDO4. 5 FB4 Feedback Voltage Input for LDO4 6 PVD2 Power Input for Buck2. 7 | LX2 | Switch Node of Buck2. 8 PGOOD Buck1 to Buck 3, LDO4 and LSW PGOOD Output Node by Open Drain. Hi Active. 9 FB2 Feedback Voltage Input for Buck2. 10 VOUT1S HV Buck Output Voltage for OVP Detection. Input HV Buck (CH1) Output. 11 SEQ Power Sequence Selection. 12 **LX3** Switch Node of Buck3. 13 PVD3 Power Input for Buck3. 14 FB3 Feedback Voltage Input for Buck3. 15 **SWO** Load Switch Output. 16 SWI Load Switch Input. 17, 17, $\bigcup_{i=1}^{3}$ GND $\bigcup_{i=1}^{3}$ GND $\bigcup_{i=1}^{3}$ CO $\bigcup_{i=1}^{3}$ Connected to GND for maximum thermal dissipation and current flow. 18 | VIN | Power Input for Buck1. 19 LX1 Switch Node of Buck1. 21 FB1 Feedback Voltage Input for Buck1. 22 VDDA C Internal Analog Power Output 4.45V (typ.). Only 1µF and SCL/SDA pull up resister can be connected. 23 \vert SDA \vert I²C Data Input / Output. 24 SCL \vert I²C Clock Input.

Functional Pin Description

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Function Block Diagram

DS2070-01 April 2016 www.richtek.com Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Operation

The RT2070 is a highly-integrated solution for automotive systems, including a 1-CH HV step-down DC/DC converter, 2-CH LV step-down DC/DC converter and 1-CH LDO. The RT2070 application mechanism will be introduced in later sections.

The power-on and power-off sequences are detected in the SEQ pin. Additionally, users control the next power on/off sequence by setting I²C registers from A01 to A12 when VDDA exists.

When the ENA pin is at Hi level, the PMIC follows the power-on sequence to turn on channels.

The IC turns on base and calibrates. Time is less than 500μs; during this time, the IC doesn't allow users to set I 2 C data.

Pre-Regulator

This HV regulator is designed to handle input operation range of 4.5V to 15V. The regulator provides low voltage power to supply the internal control circuits and avoid connecting any load from VDDA pin. In noisy environments, a 1μF decoupling capacitor must be connected between VDDA and GND.

The I²C compatible interface remains fully functional if VIN and VDDA are present. If the VDDA is under the threshold voltage, all internal registers are reset to their default values.

Over-Temperature Protection

An Over-Temperature Protection (OTP) is featured in the device. The protection is triggered to force device shutdown when the junction temperature exceeds 160°C typically. If OTP is set to Hiccup once the junction temperature drops below the hysteresis 20°C typically, the device is re-enabled and automatically reinstated the power-on sequence.

Input Over-Voltage Protection

The device provides an input Over-Voltage Protection (OVP) once the input voltage exceeds 15.5V typically; the OVP function is started and all channels will be turned off after 5ms. If OVP is set to Hiccup, once the input voltage drops below the hysteresis 2V typically, the device is re-enabled and automatically reinstates the power-on sequence. This OVP feature can easily minimize the input overshoot.

ENA : IC Enable Pin

The ENA pin is a device enable input. Pulling the ENA pin to logic low that is typically less than the set threshold voltage 1.2V shuts the device down and it enters a low quiescent current state of about 20μA. The regulator starts switching again once the ENA pin voltage exceeds the threshold voltage of 2V. In addition, the ENA pin features an internal 100kΩ pull-low resistor.

Power Good (PGOOD) Control

The power good output is an open-drain output and needs to be connected to a voltage source with a pull-up 10kΩ resistor to avoid PGOOD floating. Each channel turns on according to power-on sequence. When the last channel reaches 90% of its target voltage, PMU (Power Management Unit) starts counting $T_{PGOOD} = 20$ ms (Power Good Delay time) then pulls PGOOD Hi until ENA is pulled low or any other protection happens.

Absolute Maximum Ratings (Note 1)

Recommended Operating Conditions (Note 5)

Electrical Characteristics

(Note 8)

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

6

www.richtek.com DS2070-01 April 2016

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

7

RT2070

- **Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- **Note 2.** θ_{JA} is measured at $T_A = 25^{\circ}$ C on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ_{JC} is measured at the exposed pad of the package.
- **Note 3.** The junction temperature(T_J in °C) is calculated from the ambient temperature (T_A in °C) and power dissipation (P_D in watts) according to the formula : $T_J = T_A + (P_D \times \theta_{JA})$ where θ_{JA} (in °C/W) in the package thermal impedance. Another, $P_{IN} - P_{O} = P_{D}$ and $P_{O} = \eta \times P_{IN} \rightarrow P_{D} = (1 / \eta - 1) \times P_{O}$ where P_{IN} is the total input power and Po is the total output power.
- **Note 4.** Devices are ESD sensitive. Handling precaution is recommended.
- **Note 5.** The device is not guaranteed to function outside its operating conditions.
- **Note 6.** When OTP is set to Hiccup by I2C.
- **Note 7.** When VIN OVP is set to Hiccup by I2C
- **Note 8.** Limits apply to the recommended V_{IN} = 4.5V to 15V, T_A = −40°C to 125°C, unless otherwise noted. Minimum and maximum limits are verified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_A = 25^{\circ}$ C, and are provided for reference purposes only.

www.richtek.com DS2070-01 April 2016 Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Typical Application Circuit

If there is any CHx is not used that external components still must be existed and keep original application circuit. If LSW isn't used, user can remove C2, C3 and C4, but the SWI pin must connect to VOUT1 and floating the SWO pin.

Table 1. Suggested Components for Typical Application Circuit

Typical Operating Characteristics

CH1 HV Buck Output Voltage vs. Output Current

CH3 Buck Output Voltage vs. Output Current

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS2070-01 April 2016 www.richtek.com

CH4 LDO Output Voltage vs. Input Voltage

CH1 HV Buck Output Voltage vs. Input Voltage

CH3 Buck Output Voltage vs. Input Voltage

CH4 LDO Dropout Voltage vs. Load Current

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS2070-01 April 2016

DS2070-01 April 2016 www.richtek.com Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Applications Information

The RT2070 is a highly integrated automotive system Power Management IC that contains 3-CH switching DC/ DC converters and one generic LDO and one load switch.

CH1 : HV Step-Down DC/DC Converter

CH1 is a HV step-down converter for LV DC/DC converter power. The current-mode PWM converter with integrated internal MOSFETs and compensation network operates at fixed frequency. The output voltage of CH1 is set by external feedback resistors, as expressed in the following equation :

VOUT1 = $(1 + R101 / R102)$ x V_{FB1}

Where V_{FB1} is 0.8V typically and suggested value for R101 is 10k to 500k.

CH2 : Synchronous Step-Down DC/DC Converter

CH2 is a synchronous step-down converter for I/F power and it operates with typically 2MHz fixed frequency Pulse Width Modulation (PWM) at moderate to heavy load currents. At light load currents, the converter can automatically enter Power Save Mode and operates in PFM mode which can be set by I^2C interface.

The converter output voltage is externally adjustable using a resistor divider at FB2.

The output voltage of CH2 is set by external feedback resistors, as expressed in the following equation :

VOUT2 = $(1 + R203 / R204)$ x V_{FB2}

Where V_{FB2} is 0.8V typically and suggested value for R203 is 10k to 600k.

CH3 : Synchronous Step-Down DC/DC Converter

CH3 is suitable for logic power. The converter with integrated internal MOSFETs and compensation network operates at synchronous PSM or fixed frequency PWM current mode which can be set by the $I²C$ interface. The output voltage of CH3 is set by external feedback resistors, as expressed in the following equation :

VOUT3 = $(1 + R303 / R304)$ x V_{FB3}

Where V_{FB3} is 0.8V typically and suggested value for R303 is 10k to 600k.

For CH2 and CH3, to improve control performance using a feedforward capacitor in parallel to R203 or R303 is recommended, the value for the feedforward capacitor can be calculated using below formula :

For CH2, C_{FF} =
$$
\frac{3.16 \mu s}{R203}
$$

For CH3, C_{FF} = $\frac{3.16 \mu s}{R303}$

CH4 : Generic LDO

CH4 is a low-dropout (LDO) voltage regulator which offers benefits of high input voltage and low-dropout voltage for sensor power. The output voltage of CH4 is set by external feedback resistors, as expressed in the following equation:

VOUT4 = $(1 + R403 / R404)$ x V_{FR4}

Where V_{FB4} is 0.8V typically and suggested value for R403 is 5k to 500k.

To improve control performance using a feedforward capacitor in parallel to R403 is recommended, the value for the feedforward capacitor can be calculated using below formula :

$$
C_{\text{FF}} = \frac{10.4 \mu s}{R403}
$$

Load Switch : Load Switch

The load switch for core power is equipped with soft-start control and current limit function.

If LSW isn't used, user can remove C2, C3 and C4, but the SWI pin must connect to VOUT1 and floating the SWO pin.

Input and Output Capacitors Selection

The RT2070 is designed to work with low ESR ceramic capacitors. The *effective* value of these capacitors is defined as the actual capacitance under voltage bias and temperature. All ceramic capacitors have a large voltage coefficient, in addition to normal tolerances and temperature coefficients. Under D.C. bias, the capacitance value drops considerably. Larger case sizes or higher voltage capacitors are better in this regard. To help mitigate these effects, multiple small capacitors can be used in parallel to bring the minimum *effective* capacitance up to the desired value.

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

The input capacitance, C_{IN} , is needed to filter the trapezoidal current at the source of the top MOSFET. A low ESR input capacitor with larger ripple current rating should be used for the maximum RMS current. RMS current is given by :

$$
I_{RMS} = I_{OUT(MAX)} \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}
$$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where $I_{RMS} =$ I_{OUT} / 2. This simple worst case condition is commonly used for design because even significant deviations do not offer much relief. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life, which makes it advisable to either further derate the capacitor or choose a capacitor rated at a higher temperature than required. Several capacitors may also be placed in parallel to meet size or height requirements in the design. The selection of C_{OUT} is determined by the effective series resistance (ESR) that is required to minimize voltage ripple, load step transients, and the amount of bulk capacitance that is necessary to ensure that the control loop is stable. Loop stability can be examined by viewing the load transient response as described in a later section. The output ripple, ΔV_{OUT} , is determined by :

 $\Delta V_{\text{OUT}} \leq \Delta I_L \left[ESR + \frac{1}{8fC_{\text{OUT}}} \right]$

The output ripple is highest at maximum input voltage since DIL increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, special polymer, aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important to only use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR but can be used in cost-sensitive applications provided that consideration is given to ripple current ratings and long-term reliability. Ceramic capacitors have excellent low ESR characteristics but can have a high voltage coefficient and audible piezoelectric effects.

The high Q of ceramic capacitors with trace inductance can also lead to significant ringing.

Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at the input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, V_{IN} . At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at VIN large enough to damage the part. Table 1 shows the nominal values of input/output capacitance recommenced for the RT2070.

Inductor Selection

For a given input and output voltage, the inductor value and operating frequency determine the ripple current. The ripple current ΔIL increases with higher VIN and decreases with higher inductance :

$$
\Delta I_L = \left[\frac{V_{OUT}}{f_{OSC} \times L} \right] \times \left[1 - \frac{V_{OUT}}{V_{IN}} \right]
$$

Having a lower ripple current reduces the ESR losses in the output capacitors and the output voltage ripple. Highest efficiency operation is achieved at low frequency with small ripple current. This, however, requires a large inductor. A reasonable starting point for selecting the ripple current is ΔI_L = 0.4 (I_{MAX}). The largest ripple current occurs at the highest V_{IN} . To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation :

$$
L = \left[\frac{V_{OUT}}{f_{OSC} \times \Delta I_{L(MAX)}}\right] \times \left[1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right]
$$

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS2070-01 April 2016 www.richtek.com

Inductor Core Selection

Once the value for L is known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite or permalloy cores. Actual core loss is independent of core size for a fixed inductor value but it is very dependent on the inductance selected. As the inductance increases, core losses decrease. However, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core losses and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation.

Ferrite core material saturates "hard", which means that inductance collapses abruptly when the peak design current is exceeded.

This results in an abrupt increase in inductor ripple current and consequent output voltage ripple.

Do not allow the core to saturate!

Different core materials and shapes will change the size/ current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate energy but generally cost more than powdered iron core inductors with similar characteristics. The choice of which style inductor to use mainly depend on the price vs. size requirements and any radiated field/EMI requirements.

Power On/Off Control

The register value will be recovered to default value as VIN plug in. In normal operation, users can set the power on/ off relative setting by I²C for next ENA power on. The RT2070 support 6 sets power on/off sequence selected by the SEQ pin. The sequence detection operation only work as VIN plug in. The RT2070 includes 6 sets power on/off sequence and the default value is decided by factory trim.

In the RT2070, users can plan the next power on/off sequence by setting register A01/A02. The register value means the power on location, and "000" means this channel is power off. The RT2070 doesn't allow missing power on code or discrete code occurs.

Note :

The default value will be decided in factory trim.

Define :

[000] means channel always turn off.

[001] means firstly turn on channel.

[100] means the finally turn on channel.

Example :

In above setting, the power on sequence is as below : LSW $(001) \rightarrow$ Buck2 $(010) \rightarrow$ Buck3 $(011) \rightarrow$ LDO4 (100) .

Normally Power ON/OFF Sequence

In the RT2070, the HV Buck (CH1) always firstly turns on and on sequence of the other channels are decided by SEQ setting. The off sequence will follow first-on-last-off rule to turn off channels.

Note : ON_Td and OFF_Td time control by Register ON_Td <1:0> and OFF_Td <1:0>, default setting <00> = 0ms, and $T_{PGOOD} = 20ms$

Figure 1. Sequence Example : CH1 (Always First Turn On) \rightarrow CH2 \rightarrow CH4 \rightarrow LSW \rightarrow CH3

Abnormal Off

When the abnormal event occurs, all channels turns off immediately.

If users want to turn on again, users must pull ENA low to reset state then pull high to turn on again.

Note : ON_Td and OFF_Td time control by Register ON_Td <1:0> and OFF_Td <1:0>, default setting <00> = 0ms, and $T_{PGOOD} = 20ms$

When output channel take time to discharge over 64ms and ENA keep low level, all channels turn off at 64ms after starting Power Off Sequence.

Figure 3. SEQ4 : Power ON (CH1 \rightarrow CH2 \rightarrow CH3 \rightarrow CH4 \rightarrow LSW), Power OFF (LSW \rightarrow CH4 \rightarrow CH3 \rightarrow CH2 \rightarrow CH1)

18 www.richtek.com DS2070-01 April 2016 Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

When output channel take time to discharge over 64ms and ENA goes high level at 64ms after starting Power Off Sequence, RT2070 re-start immediately.

Figure 4. SEQ4 : Power ON (CH1 \rightarrow CH2 \rightarrow CH3 \rightarrow CH4 \rightarrow LSW), Power OFF (LSW \rightarrow CH4 \rightarrow CH3 \rightarrow CH2 \rightarrow CH1)

When output channel take time to discharge over 64ms and ENA keep high level at 64ms after starting Power Off Sequence, RT2070 re-start immediately.

Figure 5. SEQ4 : Power ON (CH1 \rightarrow CH2 \rightarrow CH3 \rightarrow CH4 \rightarrow LSW), Power OFF (LSW \rightarrow CH4 \rightarrow CH3 \rightarrow CH2 \rightarrow CH1)

DS2070-01 April 2016 www.richtek.com Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

PMU On/Off Sequence Setting by SEQ

The SEQ pull-down resistance is used to define power on/off sequence (SEQ1 to SEQ5).

The RT2070 will do sequence detection as VIN plug in. Enable sequence will be executed when detection phase finish. If users don't change the sequence setting by I^2C in register A01 to A12, the IC will follow default value to turn on IC set by factory trim. If there is any CHx is not used that external components still must be existed and keep original application circuit.

Users can plan the combination of six sequences (SEQ0 to SEQ5).

VIN UVLO2 Operation

If VIN is smaller than 3.9V, all channels will be turned off after 32μs.

Next, V_{IN} is larger than 4.4V, the system will be sequence turn on by setting.

Max Load of Every Channel

* Buck converter Vin / Vout levels will affect the max loading

Higher max loading current

Higher step-down ratio (Vout/Vin) results in shorter switch on-time (Ton), hence lower peak switch current.

Lower max loading current

Lower step down ratio (Vin closer to Vout) results a lower differential inductor voltage, so the slope of the inductor current during the ramp-up period is reduced.

Note : 0.5V is hysteresis voltage.

Figure 6. UVLO2 Diagram

Protection Act

*Hiccup : Recover automatically.

Flow Chart

Flow Chart of Protection

DS2070-01 April 2016 www.richtek.com Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

I 2 C Interface

Driven by Master

Driven by Slave (RT2070)

The RT2070 l²C interface bus power must be supplied by VDDA or equal potential node. If I²C interface isn't used, SDA and SCL must be connected to GND. The RT2070

 $I²C$ slave address = 0110100 (7bits). I²C interface supports fast mode (bit rate up to 400kb/s). The write or read bit stream ($N \geq 1$) is shown below :

S Start

Stop

 \overline{P}

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

I 2 C Waveform Information

I 2 C Register Table

RT2070

Protections List

* When current limit is working, VOUT4 drops and UVP trigger less than 10ms.

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

$P_{D(MAX)} = (T_{J(MAX)} - T_A)/\theta_{JA}$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 150°C. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For WQFN-24L 4x4 package, the thermal resistance, θ_{JA} , is 28°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $T_A = 25^{\circ}$ C can be calculated by the following formula :

P_{D(MAX)} = (150°C – 25°C) / (28°C/W) = 4.46W for WQFN-24L 4x4 package

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} . The derating curve in Figure 7 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.

Figure 7. Derating Curve of Maximum Power Dissipation

Layout Consideration

For the best performance of the RT2070, the following PCB layout guidelines must be strictly followed.

- ▶ Place the input and output capacitors as close as possible to the input and output pins respectively for good filtering.
- Keep the main power traces as wide and short as possible.
- ▶ The switching node area connected to LX and inductor should be minimized for lower EMI.
- ▶ Place the feedback components as close as possible to the FBx pin and keep these components away from the noisy devices.
- ▶ Connect the GND and Exposed Pad to a strong ground plane for maximum thermal dissipation and noise protection.
- Directly connect the output capacitors to the feedback network of each channel to avoid bouncing caused by parasitic resistance and inductance from the PCB trace.

Copyright ©2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

LX should be connected to inductor by wide and short trace, keep sensitive components away from this trace.

> The exposed pad must be soldered to a large PCB and connected to GND for maximum thermal dissipation. VOUT3

Place the feedback components as close as possible to the FBx pin and keep away from noisy devices.

Figure 8. PCB Layout Guide

Outline Dimension

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

W-Type 24L QFN 4x4 Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

DS2070-01 April 2016 www.richtek.com

单击下面可查看定价,库存,交付和生命周期等信息

[>>Richtek\(台湾立锜\)](https://www.oneyac.com/brand/1005.html)