

6V, 2.5A, 1MHz, CMCOT Synchronous Step-Down Converter

General Description

The RT8098D is a simple, easy-to-use, 2.5A synchronous step-down DC-DC converter with an input supply voltage range of 2.7V to 6V. The device build-in an accurate 0.6V reference voltage and integrates low $R_{DS(ON)}$ power MOSFETs to achieve high efficiency in a SOT-23-6 package.

The RT8098D adopts Current Mode Constant On-Time (CMCOT) control architecture to provide an ultrafast transient response with few external components and to operate in nearly constant switching frequency over the line, load, and output voltage range. The RT8098D operates in Forced PWM that helps meet tight voltage regulation accuracy requirements.

The RT8098D senses low-side FETs current for a robust over-current protection. It features cycle-by-cycle current limit protection and prevent the device from the catastrophic damage in output short circuit, over current or inductor saturation. An internally adjustable soft-start function prevents inrush current during start-up. The device also includes input under-voltage lockout, output under-voltage protection, and over-temperature protection (thermal shutdown) to provide safe and smooth operation in all operating conditions. The RT8098D is offered in a SOT-23-6 package.


Applications

- STB, Cable Modem, & xDSL Platforms
- LCD TV Power Supply & Metering Platforms
- General Purpose Point of Load (POL)


Features

- Efficiency Up to 95%
- 2.5A Converter With Built-In 100mΩ/70mΩ Low $R_{DS(ON)}$ Power FETs
- Input Supply Voltage Range : 2.7V to 6V
- Output Voltage Range : 0.6V to 3.4V
- Current Mode Constant On-Time (CMCOT) Control
- Ultrafast Transient Response
- No Needs For External Compensations
- Optimized for Low-ESR Ceramic Output Capacitors
- 0.6V $\pm 2\%$ High-Accuracy Feedback Reference Voltage
- LS FETs Protection for Robust Over-Current Protection
- Forced PWM Mode
- Fixed Switching Frequency : 1MHz
- Internally Soft-Start Function
- Monotonic Start-Up for Pre-Biased Output
- Input Under-Voltage Lockout (UVLO)
- Output Under-Voltage Protection (UVP) with Hiccup Mode
- Power Good Indication
- Enable Control
- Available In SOT-23-6 Package


Simplified Application Circuit



Ordering Information




(TOP VIEW)



SOT-23-6

Marking Information



53= : Product Code

DNN : Date Code

Note :

Richtek products are :


- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Pin Configuration

Functional Pin Description

| Pin No. | Pin Name | Pin Function |
|---------|----------|---|
| 1 | EN | Enable control input. |
| 2 | GND | Power ground. |
| 3 | LX | Switch node. |
| 4 | VIN | Supply voltage input. The RT8098D operates from a 2.7V to 6V input. |
| 5 | PG | Power good indicator. The output of this pin is an open-drain with external pull-up resistor. PG is pulled up when the FB voltage is within 90%, otherwise it is LOW. |
| 6 | FB | Feedback voltage input. An external resistor divider from the output to GND, tapped to the FB pin, sets the output voltage. |

Functional Block Diagram



Operation

The RT8098D is a synchronous low voltage step-down converter that can support the input voltage range from 2.7V to 6V and the output current can be up to 2.5A. The RT8098D uses a constant on-time, current mode architecture. In normal operation, the high side P-MOSFET is turned on when the switch controller is set by the comparator and is turned off when the Ton comparator resets the switch controller.

Low side MOSFET peak current is measured by internal RSENSE. The error amplifier EA adjusts COMP voltage by comparing the feedback signal (V_{FB}) from the output voltage with the internal 0.6V reference. When the load current increases, it causes a drop in the feedback voltage relative to the reference, then the COMP voltage rises to allow higher inductor current to match the load current.

UV Comparator

If the feedback voltage (V_{FB}) is lower than threshold voltage 0.2V, the UV comparator's output will go high and the switch controller will turn off the high side MOSFET. The output under-voltage protection is designed to operate in Hiccup mode for the RT8098DH.

PGOOD Comparator

When the feedback voltage (V_{FB}) is higher than threshold voltage 0.54V, the PGOOD open drain output will be high impedance. The internal PG MOSFET is typical 10 Ω . The PGOOD signal delay time from EN is about 2ms.

Enable Comparator

A logic-high enables the converter; a logic-low forces the IC into shutdown mode.

Soft-Start (SS)

An internal current source charges an internal capacitor to build the soft-start ramp voltage. The V_{FB} voltage will track the internal ramp voltage during soft-start interval. The typical soft-start time is 1.2ms.

Over-Current Protection (OCP)

The RT8098D provides over-current protection by detecting low side MOSFET valley inductor current. If the sensed valley inductor current is over the current limit threshold (3.5A typ.), the OCP will be triggered. When OCP is tripped, the RT8098D will keep the over current threshold level then cause the UV protection.

Thermal Shutdown (OTP)

The device implements an internal thermal shutdown function when the junction temperature exceeds 150°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal shutdown threshold. Once the die temperature decreases below the hysteresis of 20°C, the device reinstates the power up sequence.

Absolute Maximum Ratings (Note 1)

- Supply Input Voltage ----- -0.3V to 6.5V
- LX Pin Switch Voltage----- -0.3V to (V_{IN} + 0.3V)
<20ns----- -4.5V to 7.5V
- Power Dissipation, P_D @ T_A = 25°C
SOT-23-6----- 1.09W
- Package Thermal Resistance (Note 2)
SOT-23-6, θ_{JA}----- 91.5°C/W
- Lead Temperature (Soldering, 10 sec.)----- 260°C
- Junction Temperature----- -40°C to 150°C
- Storage Temperature Range----- -65°C to 150°C
- ESD Susceptibility (Note 3)
HBM (Human Body Model) ----- 2kV

Recommended Operating Conditions (Note 4)

- Supply Input Voltage ----- 2.7V to 6V
- Ambient Temperature Range----- -40°C to 85°C
- Junction Temperature Range ----- -40°C to 125°C

Electrical Characteristics

(V_{IN} = 3.6V, T_A = 25°C, unless otherwise specified)

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
|---------------------------------|-------------------|--|-------|------|-------|------|
| Input Voltage | V _{IN} | | 2.7 | -- | 6 | V |
| Feedback Reference Voltage | V _{REF} | | 0.588 | 0.6 | 0.612 | V |
| Feedback Leakage Current | I _{FB} | V _{FB} = 0.6V | -- | -- | 0.1 | μA |
| DC Bias Current | | Active ,V _{FB} = 0.63V, not switching | -- | 300 | -- | μA |
| | | Shutdown | -- | -- | 1 | |
| Switching Leakage Current | | | -- | -- | 1 | μA |
| Switching Frequency | | | 0.8 | 1 | 1.2 | MHz |
| Switch On Resistance, Low | R _{NMOS} | I _{SW} = 0.3A | -- | 70 | -- | mΩ |
| Switch On Resistance, High | R _{PMOS} | I _{SW} = 0.3A | -- | 100 | -- | mΩ |
| Valley Current Limit | I _{LIM} | | 2.5 | 3.5 | -- | A |
| Under-Voltage Lockout Threshold | V _{UVLO} | VDD rising | -- | 2.25 | 2.5 | V |
| | | VDD falling | -- | 2 | -- | |
| Over-Temperature Threshold | | | -- | 150 | -- | °C |
| Enable Input Voltage | Logic-High | V _{IH} | 1.5 | -- | -- | V |
| | Logic-Low | V _{IL} | -- | -- | 0.4 | |

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
|---|----------------------|-----------------|-----|-----|-----|------|
| PG Pin Threshold (relative to V _{OUT}) | | Rising | -- | 90 | -- | % |
| | | Falling | -- | 85 | -- | |
| PG Open-Drain Impedance (PG = low) | | | -- | 10 | -- | Ω |
| Soft-Start Time | t _{SS} | | -- | 1.2 | -- | ms |
| Minimum Off-Time | t _{OFF_MIN} | | 70 | 120 | 180 | ns |
| Output Discharge Switch On Resistance | | | -- | 1.8 | -- | kΩ |


Note 1. Stresses beyond those listed “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. θ_{JA} is measured under natural convection (still air) at T_A = 25°C with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. The first layer is filled with copper. θ_{JC} is measured at the lead of the package.

Note 3. Devices are ESD sensitive. Handling precaution recommended.

Note 4. The device is not guaranteed to function outside its operating conditions.

Typical Application Circuit









*CFF : Optional for performance fine-tune

Table 1. Suggested Component Values


| V _{OUT} (V) | R1 (kΩ) | R2 (kΩ) | C _{IN} (µF) | L (µH) | C _{OUT} (µF) |
|----------------------|---------|---------|----------------------|----------|-----------------------|
| 3.3 | 90 | 20 | 10 | 1 to 3.3 | 22 |
| 1.8 | 100 | 50 | 10 | 1 to 3.3 | 22 |
| 1.5 | 100 | 66.6 | 10 | 1 to 3.3 | 22 |
| 1.2 | 100 | 100 | 10 | 1 to 3.3 | 22 |
| 1.05 | 100 | 133 | 10 | 1 to 3.3 | 22 |
| 1 | 100 | 148 | 10 | 1 to 3.3 | 22 |

Note : All input and output capacitance in the suggested parameter mean the effective capacitance. The effective capacitance needs to consider any De-rating effect like DC bias.


Typical Operating Characteristics




Reference Voltage vs. Input Voltage




Switching Frequency vs. Input Voltage




Shutdown Current vs. Input Voltage




Shutdown Current vs. Temperature




Quiescent Current vs. Input Voltage




Quiescent Current vs. Temperature




UVLO vs. Temperature




Enable Voltage vs. Temperature




Load Transient Response




Load Transient Response




Voltage Ripple




Voltage Ripple



Power On from EN



Power Off from EN



Application Information

The RT8098D is a single-phase step-down converter. It provides single feedback loop constant on-time, current mode control with fast transient response. An internal 0.6V reference allows the output voltage to be precisely regulated for low output voltage applications. A fixed switching frequency (1MHz) oscillator and internal compensation are integrated to minimize external component count. Protection features include over-current protection, under-voltage protection and over-temperature protection.

Output Voltage Setting

Connect a resistive voltage divider at the FB between V_{OUT} and GND to adjust the output voltage. The output voltage is set according to the following equation :

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$

where V_{REF} is the feedback reference voltage 0.6V (typ.).




Figure 1. Setting V_{OUT} with a Voltage Divider

Chip Enable and Disable

The EN pin allows for power sequencing between the controller bias voltage and another voltage rail. The RT8098D remains in shutdown if the EN pin is lower than 400mV. When the EN pin rises above the V_{EN} trip point, the RT8098D begins a new initialization and soft-start cycle.

Internal Soft-Start

The RT8098D provides an internal soft-start function to prevent large inrush current and output voltage overshoot when the converter starts up. The soft-start (SS) automatically begins once the chip is enabled.

During soft-start, the internal soft-start capacitor becomes charged and generates a linear ramping up voltage across the capacitor. This voltage clamps the voltage at the FB pin, causing PWM pulse width to increase slowly and in turn reduce the input surge current. The internal 0.6V reference takes over the loop control once the internal ramping-up voltage becomes higher than 0.6V.

UVLO Protection

The RT8098D has input Under-Voltage Lockout protection (UVLO). If the input voltage exceeds the UVLO rising threshold voltage (2.25V typ.), the converter resets and prepares the PWM for operation. If the input voltage falls below the UVLO falling threshold voltage during normal operation, the device will stop switching. The UVLO rising and falling threshold voltage has a hysteresis to prevent noise-caused reset.

Inductor Selection

The switching frequency (on-time) and operating point (% ripple or LIR) determine the inductor value as shown below:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{f_{SW} \times LIR \times I_{LOAD(MAX)} \times V_{IN}}$$

where LIR is the ratio of the peak-to-peak ripple current to the average inductor current.

Find a low loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. The core must be large enough not to saturate at the peak inductor current (I_{PEAK}) :

$$I_{PEAK} = I_{LOAD(MAX)} + \left(\frac{LIR}{2} \times I_{LOAD(MAX)}\right)$$

The calculation above serves as a general reference. To further improve transient response, the output inductor can be further reduced. This relation should be considered along with the selection of the output capacitor.

Inductor saturation current should be chosen over IC's current limit.

Input Capacitor Selection

High quality ceramic input decoupling capacitor, such as X5R or X7R, with values greater than 22μF are recommended for the input capacitor. The X5R and X7R ceramic capacitors are usually selected for power regulator capacitors because the dielectric material has less capacitance variation and more temperature stability.

Voltage rating and current rating are the key parameters when selecting an input capacitor. Generally, selecting an input capacitor with voltage rating 1.5 times greater than the maximum input voltage is a conservatively safe design.

The input capacitor is used to supply the input RMS current, which can be approximately calculated using the following equation :

$$I_{IN_RMS} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$

The next step is selecting a proper capacitor for RMS current rating. One good design uses more than one capacitor with low equivalent series resistance (ESR) in parallel to form a capacitor bank.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be approximately calculated using the following equation :

$$\Delta V_{IN} = \frac{I_{OUT(MAX)}}{C_{IN} \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Output Capacitor Selection

The output capacitor and the inductor form a low pass filter in the Buck topology. In steady state condition, the ripple current flowing into/out of the capacitor results in ripple voltage. The output voltage ripple (V_{P-P}) can be calculated by the following equation :

$$V_{P_P} = LIR \times I_{LOAD(MAX)} \times \left(ESR + \frac{1}{8 \times C_{OUT} \times f_{SW}}\right)$$

When load transient occurs, the output capacitor supplies the load current before the controller can respond. Therefore, the ESR will dominate the output voltage sag during load transient. The output voltage undershoot (V_{SAG}) can be calculated by the following equation :

$$V_{SAG} = \Delta I_{LOAD} \times ESR$$

For a given output voltage sag specification, the ESR value can be determined.

Another parameter that has influence on the output voltage sag is the equivalent series inductance (ESL). The rapid change in load current results in di/dt during transient. Therefore, the ESL contributes to part of the voltage sag. Using a capacitor with low ESL can obtain better transient performance. Generally, using several capacitors connected in parallel can have better transient performance than using a single capacitor for the same total ESR.

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T_{J(MAX)}, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where T_{J(MAX)} is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA}, is highly package dependent. For a SOT-23-6 package, the thermal resistance, θ_{JA}, is 91.5°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at T_A = 25°C can be calculated as below :

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (91.5^\circ\text{C/W}) = 1.09\text{W for a SOT-23-6 package.}$$

The maximum power dissipation depends on the operating ambient temperature for the fixed T_{J(MAX)} and the thermal resistance, θ_{JA}. The derating curves in Figure 2 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.





Figure 2. Derating Curve of Maximum Power Dissipation


Outline Dimension



| Symbol | Dimensions In Millimeters | | Dimensions In Inches | |
|--------|---------------------------|-------|----------------------|-------|
| | Min | Max | Min | Max |
| A | 0.889 | 1.295 | 0.031 | 0.051 |
| A1 | 0.000 | 0.152 | 0.000 | 0.006 |
| B | 1.397 | 1.803 | 0.055 | 0.071 |
| b | 0.250 | 0.560 | 0.010 | 0.022 |
| C | 2.591 | 2.997 | 0.102 | 0.118 |
| D | 2.692 | 3.099 | 0.106 | 0.122 |
| e | 0.838 | 1.041 | 0.033 | 0.041 |
| H | 0.080 | 0.254 | 0.003 | 0.010 |
| L | 0.300 | 0.610 | 0.012 | 0.024 |

SOT-23-6 Surface Mount Package

Footprint Information



| Package | Number of Pin | Footprint Dimension (mm) | | | | | | Tolerance |
|----------------------------|---------------|--------------------------|------|------|------|------|------|-----------|
| | | P1 | A | B | C | D | M | |
| TSOT-26/TSOT-26(FC)/SOT-26 | 6 | 0.95 | 3.60 | 1.60 | 1.00 | 0.70 | 2.60 | ±0.10 |

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City
 Hsinchu, Taiwan, R.O.C.
 Tel: (8863)5526789

Richtek products are sold by description only. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries

Copyright © 2019 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

www.richtek.com

DS8098D-01 June 2019

单击下面可查看定价，库存，交付和生命周期等信息

[>>Richtek\(台湾立锜\)](#)