



High Efficiency Boost Converter

General Description

The RT4813 allows systems to take advantage of new battery chemistries that can supply significant energy when the battery voltage is lower than the required voltage for system power ICs. By combining built-in power transistors, synchronous rectification, and low supply current; this IC provides a compact solution for systems using advanced Li-Ion battery chemistries.

The RT4813 is a boost regulator designed to provide a minimum output voltage from a single-cell Li-Ion battery, even when the battery voltage is below system minimum. In boost mode, output voltage regulation is guaranteed to a maximum load current of 3.1A. Quiescent current in Shutdown Mode is less than 1μ A, which maximizes battery life.

Ordering Information

RT4813 Package Type QUF : UQFN-9L 2x2 (FC) (U-Type) Lead Plating System

G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- ► RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Features

- CMCOT Topology and Small Output Ripple when VIN Close VOUT Voltage
- Operates from a Single Li-ion Cell : 1.8V to 5.5V
- Adjustable Output Voltage : 1.8V to 5.5V
- PSM Operation
- Up to 96% Efficiency
- Input Over Current Limit
- Input / Output Over Voltage Protection
- Programmable Average Output Current Limit Range : 3100mA to 550mA
- Internal Compensation
- Output Discharge
- Output Short Protection
- True Load Disconnect

Applications


- Single-Cell Li-Ion, LiFePO4 Smart-Phones
- Portable Equipment

Marking Information




3V : Product Code W : Date Code


Simplified Application Circuit



Pin Configuration

(TOP VIEW)






Functional Pin Description

Pin No.	Pin Name	Pin Function
1	EN	Enable input (1 enabled, 0 disabled), must not be left floating.
2	VOUT	Boost converter output.
3	SW	Switching node.
4	PGND	Power ground.
5	SDA	I ² C interface data input.
6	GND	Analog ground.
7	FB	Voltage feedback.
8	VIN	Power input. Input capacitor CIN must be placed as close to IC as possible.
9	SCL	I ² C interface clock input.

Functional Block Diagram



 Copyright © 2019 Richtek Technology Corporation. All rights reserved.
 RICHTEK is a registered trademark of Richtek Technology Corporation.

 www.richtek.com
 DS4813-09
 August 2019

Operation

The RT4813 combined built-in power transistors, synchronous rectification, and low supply current, it provides a compact solution for system using advanced Li-lon battery chemistries.

In boost mode, output voltage regulation is guaranteed to a maximum load current of 3.1A. Quiescent current in Shutdown mode is less than $1\mu A$, which maximizes battery life.

M	ode	Depiction	Condition
LIN 1		Linear startup 1	Vout < Vin – 300mV
LIN	LIN 2	Linear startup 2	V _{OUT} < V _{IN} – 300mV
Soft-	Start	Boost soft-start	0.95 x V _{OUT} _ _{Target} > V _{OUT} ≥ V _{IN} – 300mV
Boost		Boost mode	Vou⊤ ≥ 0.95 x Vou⊤_⊺arget

LIN State

When V_{IN} is rising, it enters the LIN State. There are two parts for the LIN state. It provides maximum current for 1A to charge the C_{OUT} in LIN1, and the other one is for 2A in LIN2. By the way, the EN is pulled high and $V_{IN} > UVLO$.

As the figure shown, if the timeout is over the specification, it will enter the Fault mode.

Startup and Shutdown State

When V_{IN} is rising and through the LIN state, it will enter the Startup state. If EN is pulled low, any function is turned-off in shutdown mode.

Soft-Start State

It starts to switch in Soft-start state. After the LIN state, output voltage is rising with the internal reference voltage.

Fault State

As the Figure 1 shown, it will enter to the Fault state as below,

▶ The timeout of LIN2 is over the 1560µs.

It will be the high impedance between the input and output when the fault is triggered. A restart will be start after 20ms.

OCP

The converter senses the current signal when the high-side P-MOSFET turns on. As a result, the OCP is cycle by-cycle current limitation. If the OCP occurs, the converter holds off the next on pulse until inductor current drops below the OCP limit.

ОТР

The converter has an over-temperature protection. When the junction temperature is higher than the thermal shutdown rising threshold, the system will be latched and the output voltage will no longer be regulated until the junction temperature drops under the falling threshold.




Figure 1. RT4813 State Chart

 Copyright © 2019 Richtek Technology Corporation. All rights reserved.
 RICHTEK is a registered trademark of Richtek Technology Corporation.

 www.richtek.com
 DS4813-09
 August 2019

4

RT4813

Absolute Maximum Ratings (Note 1)

VIN, FB, EN, SDA, SCL to GND	- –0.2V to 6V
• SW to GND	0.2V to 6V
< 20ns	2V to 9.4V
VOUT to GND	- 6V
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
UQFN-9L 2x2 (FC)	- 0.89W
Package Thermal Resistance (Note 2)	
UQFN-9L 2x2 (FC), θJA	111 500 111
	- 111.5 C/VV
UQFN-9L 2x2 (FC), θ _{JC}	
	- 19.6 °C/W
UQFN-9L 2x2 (FC), θ _{JC}	- 19.6 °C/W - 260°C
UQFN-9L 2x2 (FC), θ _{JC}	- 19.6 °C/W - 260°C - 150°C
UQFN-9L 2x2 (FC), θ _{JC}	- 19.6 °C/W - 260°C - 150°C

Recommended Operating Conditions (Note 4)

Input Voltage Range	- 1.8V to 5.5V
Output Voltage Range	- 1.8V to 5.5V
Ambient Temperature Range	−40°C to 85°C
Junction Temperature Range	−40°C to 125°C

Electrical Characteristics

 $(V_{IN} = 3.6V, T_A = 25^{\circ}C, unless otherwise specified)$

Parameter	Symbol	Test Conditions	Min	Тур	Мах	Unit
Under Voltage Lockout Rising Threshold	Vuvlor		1.6	1.7	1.8	V
Under Voltage Lockout Falling Threshold	VUVLOF		1.5	1.6	1.7	V
FB Voltage	VFB	ССМ	0.495	0.5	0.505	V
VOUT Voltage (I ² C)	Vout	ССМ	-1	0	1	%
Shutdown Current	I _{SHDN}	EN = 0V		0.1	2	μΑ
Quiescent Current		Close loop, no load		120		μΑ
Pre-Charge Current	I _{Pre}			1		А
Switching Frequency	fsw	V _{OUT} – V _{IN} > 1V, CCM		0.5		MHz
Valley Current Limit	loc			6		А
High Side Switch RON		$V_{IN} = 5V$		43	55	mΩ
Low Side Switch RON		$V_{IN} = 5V$		26	35	mΩ
FB Pin Input Leakage	I _{FB}		-1		1	μΑ
Leakage of SW	Isw				5	μΑ

Copyright © 2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



-							
Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit
Line Regulation		Δ Vout, line	CCM, V _{IN} = 2.7V to 4.5V, V _{OUT} = 5V, I _{OUT} = 500mA		0.5		%
Load Regula	ation	$\Delta VOUT$, LOAD	CCM, I _{OUT} < 3.1A, V _{IN} = 3.6V, V _{OUT} = 5V		0.5		%
Output Over Protection	· Voltage	Vovp			6		V
Average Out Limit	tput Current	I _{LM}	V _{IN} = 3.6V (Default)		3.4		А
EN Input	Low-Level	VIL				0.4	V
Voltage	High-Level	VIH		1.2			V
EN Sink Cur	rent				0.1	1	μA
Thermal Shu	utdown	T _{SD}			160		°C
Thermal Shu Hysteresis	utdown	ΔT _{SD}			30		°C
I ² C Charact	eristics	•		•	1		
SCL, SDA High-Level Input Threshold Voltage		VIH_I2C	Fast-mode	2.31		3.8	V
SCL, SDA Lo Input Thresh		VIL_I2C	Fast-mode			0.4	V
SDA Digital	Output Low	Vol_I2C	Fast-mode			0.4	V
SCL Clock F	requency	f _{CLK}	Fast-mode			400	kHz
Bus Free Tir Stop and Sta	ne between art Condition	tBUF	Fast-mode	1.3			μS
(Repeated) S Time	Start Hold	thd;sta	Fast-mode	0.6			μS
(Repeated) : Time	Start Setup	t _{SU;STA}	Fast-mode	0.6			μS
STOP Condi Time	ition Setup	tsu;sto	Fast-mode	0.6			μS
SDA Data Hold Time		thd;dat	Fast-mode	0.1			ns
SDA Valid Acknowledge Time		tvd;ack	Fast-mode			0.9	μS
SDA Setup 7	Time	tsu;dat	Fast-mode	100			ns
SCL Clock L	.ow Time	tLOW	Fast-mode	1.3			μS
SCL Clock H	ligh Time	tнigн	Fast-mode	0.6			μS

Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.


Note 2. θ_{JA} is measured at $T_A = 25^{\circ}C$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ_{JC} is measured at the exposed pad of the package.

Note 3. Devices are ESD sensitive. Handling precaution is recommended.


Note 4. The device is not guaranteed to function outside its operating conditions.


7


Typical Application Circuit





Typical Operating Characteristics



















RT4813




Load Transient Response



Time (250µs/Div)





Load Transient Response



Time (250µs/Div)








Load Transient Response

Copyright © 2019 Richtek Technology Corporation. All rights reserved.






Load Transient Response

Copyright © 2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. DS4813-09 www.richtek.com


11

I²C Interface

RT4813 I²C slave address = 0111001 (7 bits). I²C interface supports fast mode (bit rate up to 400kb/s). The write or read bit stream (N \ge 1) is shown below :



I²C Waveform Information





I²C Register

Function Register Address		b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)	
		Meaning	Reversed	ILIM_OFF	IPC	HG	DF	RV_SEL<2	2:0>	SSFM
Config	0X01	Default	0	0	0	1	1	1	1	0
		Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ILIM_OFF		0 : Boost	ley current li current limit current limit	enable (d						
IPCHG			Pre-charg 00 : 0.5A 01 : 1A (d 10 : 1.5A 11 : 2A	le current se lefault)	etting.					
DRV_SEL<2:0>		000 : Slov	driving capa vest : : test (default							
SSFM			0 : Sprea	bectrum sett d spectrum (d spectrum (disable (de	fault)				

Function	on Register Address		b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
		Meaning		ILIM_SS	6<7:4>			ILIM_A	4VG<3:0>	
Charger Control 3	0X03	Default	0	0	0	0	0	0	0	0
		Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				period boos rent limit set		•	g. The de	efault curre	ent and so	oft-start min
			C	ode	Cur	rent	C	ode	Current	
IL	IM_SS	<7:4>	1001		3000mA (default)		1101		5000mA	
			1010		3500mA		1110		5500mA	
			1011		4000mA		1111		6000mA	
			1100 4500mA			0mA				
			Average (Output Curre	ent limit se	etting. The	default c	urrent is 3 ⁻	100mA.	
			Code	Current	Code	Current	Code	Current	Code	Current
ILII	ILIM_AVG<3:0>		0000	3100mA (Default)	0100	2420mA	1000	1740mA	1100	1060mA
			0001	2930mA	0101	2250mA	1001	1570mA	1101	890mA
			0010	2760mA	0110	2080mA	1010	1400mA	1110	720mA
			0011	2590mA	0111	1910mA	1011	1230mA	1111	550mA

Copyright © 2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com

Function	Regis	ter Address	b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
		Meaning	Reversed	Reversed	Reversed	Reversed	F	SW	EN _IAVGCL	EN _Discharge
OPTION	0X04	Default	0	0	0	0	1	1	1	1
		Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	FSW			uency settir : t allowed : Hz (default)	ng.					
EN_IAVGCL			Enable average output current limit 0 : Disable 1 : Enable (default)							
EN_Discharge			Enable dis 0 : Disable 1 : Enable	9						

Downloaded From Oneyac.com

Application Information

Enable

The device can be enabled or disabled by the EN pin. When the EN pin is higher than the threshold of logic-high, the device starts operating with soft-start. Once the EN pin is set at low, the device will be shut down. In shutdown mode, the converter stops switching, internal control circuitry is turned off, and the load is disconnected from the input. This also means that the output voltage can drop below the input voltage during shutdown.

Soft-Start State

After the successful completion of the LIN state ($V_{OUT} \ge V_{IN} - 300 \text{mV}$), the regulator begins switching with boost valley-current limited value 3000mA.

During Soft-Start state, V_{OUT} is ramped up by Boost internal loop. If V_{OUT} fails to reach target value during the Soft-Start period for more than 2ms, a fault condition is declared.

Output Voltage Setting

The output voltage is adjustable by an external resistive divider. The resistive divider must be connected between VOUT, FB and GND. When the output voltage is regulated properly, the typical value of the voltage at the FB pin is 500mV. Output voltage can be calculated by equation as below :

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$

Power Save Mode

PSM is the way to improve efficiency at light load.

When the output voltage is lower than a set threshold voltage, the converter will operate in PSM.

RICHTEK

It raises the output voltage with several pulses until the loop exits PSM.

Under-Voltage Lockout

The under-voltage lockout circuit prevents the device from operating incorrectly at low input voltages. It prevents the converter from turning on the power switches under undefined conditions and prevents the battery from deep discharge. VIN voltage must be greater than 1.65V to enable the converter. During operation, if VIN voltage drops below 1.55V, the converter is disabled until the supply exceeds the UVLO rising threshold. The RT4813 automatically restarts if the input voltage recovers to the input voltage UVLO high level.

Thermal Shutdown

The device has a built-in temperature sensor which monitors the internal junction temperature. If the temperature exceeds the threshold, the device stops operating. As soon as the IC temperature has decreased below the threshold with a hysteresis, it starts operating again. The built-in hysteresis is designed to avoid unstable operation at IC temperatures near the over temperature threshold.

Inductor Selection

The recommended nominal inductance value is $1.5\mu H$

It is recommended to use inductor with dc saturation current ≥ 6000 mA

Manufacturer	Series	Dimensions (in mm)	Saturation Current (mA)	
TDK	SPM6530T	7.1 x 6.5 x 3.0	11500	
Taiyo Yuden	NRS5040T	5.15 x 5.15 x 4.2	6400	

Table 1. List of Inductors

Input Capacitor Selection

At least two capacitor and capacitance is 22μ F with rating voltage is 16V for DC bias input capacitor is recommended to improve transient behavior of the regulator and EMI behavior of the total power supply circuit for SW. And at least a 1μ F ceramic capacitor placed as close as possible to the VIN and GND pins of the IC is recommended.

Output Capacitor Selection

At least 22 μ F x 2 capacitors is recommended to improve V_{OUT} ripple.

Output voltage ripple is inversely proportional to $C_{\mbox{OUT}}.$

Output capacitor is selected according to output ripple which is calculated as :

$$\label{eq:VRIPPLE(P-P)} \begin{split} V_{RIPPLE(P-P)} &= t_{ON} \times \frac{l_{LOAD}}{C_{OUT}} \\ \text{and} \end{split}$$

$$t_{ON} = t_{SW} \times D = t_{SW} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right)$$

therefore :

$$\begin{split} C_{OUT} = t_{SW} \times & \left(1 - \frac{V_{IN}}{V_{OUT}}\right) \times \frac{I_{LOAD}}{V_{RIPPLE(P-P)}} \\ \text{and} \end{split}$$

 $t_{SW} = \frac{1}{f_{SW}}$

The maximum V_{RIPPLE} occurs at minimum input voltage and maximum output load.

Output Discharge Function

With the EN pin set to low, the VOUT pin is internally connected to GND for 10ms by an internal discharge N-MOSFET switch. After the 10ms, IC will be true-shut down.

This feature prevents residual charge voltages on capacitor connected to VOUT pins, which may impact proper power up of the system.

Valley Current Limit

The RT4813 employs a valley-current limit detection scheme to sense inductor current during the off-time. When the loading current is increased such that the loading is above the valley current limit threshold, the off-time is increased until the current is decreased to valley-current threshold. Next on-time begins after current is decreased to valley-current threshold. On-time is decided by $(V_{OUT} - V_{IN}) / V_{OUT}$ ratio. The output voltage decreases when further loading current increase. The current limit function is implemented by the scheme, refer to Figure 2.

Average Output Current Limit

The RT4813 features the average output current limit to protect the output terminal. When the load current is over the limit, output current will be clamped.




Figure 2. Inductor Currents In Current Limit Operation

Copyright © 2019 Richtek Technology Corporation. All rights reserved.



Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}}$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For UQFN-9L 2x2 (FC) package, the thermal resistance, θ_{JA} , is 111.5°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $T_A = 25$ °C can be calculated by the following formula :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (111.5^{\circ}C/W) = 0.89W$ for UQFN-9L 2x2 (FC) package

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} . The derating curve in Figure 3 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 3. Derating Curve of Maximum Power Dissipation

Layout Consideration

The PCB layout is an important step to maintain the high performance of the RT4813.

Both the high current and the fast switching nodes demand full attention to the PCB layout to save the robustness of the RT4813 through the PCB layout. Improper layout might show the symptoms of poor line or load regulation, ground and output voltage shifts, stability issues, unsatisfying EMI behavior or worsened efficiency. For the best performance of the RT4813, the following PCB layout guidelines must be strictly followed.

- Input/Output capacitors must be placed as close as possible to the Input/Output pins.
- SW should be connected to Inductor by wide and short trace, keep sensitive components away from this trace.
- The feedback divider should be placed as close as possible to the FB pin.





Figure 4. PCB Layout Guide



Outline Dimension



Symphol	Dimensions	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
A	0.500	0.600	0.020	0.024	
A1	0.000	0.050	0.000	0.002	
A3	0.100	0.200	0.004	0.008	
b	0.130	0.230	0.005	0.009	
b1	0.200	0.300	0.008	0.012	
D	1.950	2.050	0.077	0.081	
E	1.950	2.050	0.077	0.081	
е	0.5	500	0.020		
К	1.0	000	0.0)39	
L	0.350	0.450	0.014	0.018	
L1	1.250	1.350	0.049	0.053	

U-Type 9L QFN 2x2 (FC) Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS4813-09 August 2019



单击下面可查看定价,库存,交付和生命周期等信息

>>Richtek(台湾立锜)