

High Efficiency Single Synchronous Buck PWM Controller

General Description


The RT8125C/D PWM controller provides high efficiency, excellent transient response, and high DC output accuracy needed for CPU core, I/O, and chipset RAM supplies in notebook computers.

Richtek Mach ResponseTM technology is specifically designed for providing 100ns "instant-on" response to load transients while maintaining a relatively constant switching frequency.

The RT8125C/D achieves high efficiency at a reduced cost by eliminating the current sense resistor found in traditional current mode PWMs. Efficiency is further enhanced by its ability to drive very large synchronous rectifier MOSFETs. The Buck conversion allows this device to directly step down high voltage batteries at the highest possible efficiency. The RT8125C/D provides an 1% high accuracy 0.8V reference voltage with minimum 1mA source/sink current for high accuracy output application.

Pin Configurations

DS8125C/D-02 June 2015




Features

- Richtek Mach ResponseTM Technology
- 1% High Accuracy 0.8V Reference
- VCC Input Range: 4.5V to 13.2V
- VOUT Operating Range: 0.3V to 3.3V Power Stage Input Range: 1.5V to 24V
- Fixed Operating Frequency: 300kHz
- VIN Detection
- LG_OCSET for Current Limit
- PGOOD Indicator
- Embedded Bootstrap Switch
- High Side Gate Driver Pull Low Resistor (10kΩ)
- Current Limit with Low Side Current Sense Scheme
- Enable Function with Internal Pull High Current
- OVP/UVP/OTP/Pre-OVP/Current Limit
- Shutdown Current <100μA
- RoHS Compliant and Halogen Free

Applications

- Generic DC/DC Power Regulator
- Mother Boards and Desktop Servers

Simplified Application Circuit





Ordering Information

RT8125C/DDD

Package Type
QW: WDFN-10L 3x3 (W-Type)

Lead Plating System
G: Green (Halogen Free and Pb Free)

OCP Scaling During Soft-Start
C: No
D: Yes

Note:

Richtek products are:

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Marking Information

RT8125CGQW 69=YM DNN

69= : Product code YMDNN : Date code

RT8125DGQW


6X=YM DNN 6X=: Product code YMDNN: Date code

Functional Pin Description

| Pin No. | Pin Name | Pin Function | | |
|---------------------|-------------|---|--|--|
| 1 | воот | Bootstrap Supply for High Side Gate Driver. Connect a capacitor between this pin and the PHASE pin. | | |
| 2 | UGATE | Gate Drive Output for the External High Side MOSFET. | | |
| 3 | PHASE | Switch Node. It behaves as the current sense comparator input for low side MOSFET R _{DS(ON)} sensing and reference voltage for on-time generation. | | |
| 4 | LGATE/OCSET | Gate Drive Output for the Low Side External MOSFET. Connect a resistor (Rocset) between this pin and GND to set the output current limit level. If Rocset is not present, or the setting threshold greater than 400mV, the OC threshold is internally present to 315mV (typ.) | | |
| 5 | VCC | Supply Voltage Input. It provides the power for the Buck controller, the low side driver and the bootstrap circuit for high side driver. Bypass to GND with a $4.7\mu F$ ceramic capacitor. | | |
| 6 | FB | V_{OUT} Feedback Voltage Input. Connect the FB to a resistive voltage divider from V_{OUT} to GND to set the output voltage from 0.3V to 3.3V | | |
| 7 | EN | Enable Control Input. | | |
| 8 | PGOOD | Open-drain Power Good Indicator. High impedance indicates that power is good. | | |
| 9 | REFIN | Reference Input. Connect a current console to REFIN pin, and connect a resistor between REFIN and REFOUT to tune up/down FB reference voltage. | | |
| 10 | REFOUT | Reference Voltage Output. It provides an 1% high accuracy reference 0.8V with 2mA source/sink ability. Bypass to GND with a maximum 6.8nF ceramic capacitor. | | |
| 11 (Exposed Pad) | GND | Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation. | | |



Function Block Diagram



Operation

The RT8125C/D is suitable for low external component count configuration with appropriate amount of Equivalent Series Resistance (ESR) capacitor(s) at the output. The output ripple valley voltage is monitored at a feedback point voltage. The synchronous high side MOSFET is turned on at the beginning of each cycle. After the internal one-shot timer expires, the MOSFET is turned off. The pulse width of this one-shot is determined by the converter's input and output voltages to keep the frequency

fairly constant over the entire input voltage range. Another one-shot sets a minimum off-time (400ns typ.).

The on-time comparator has two inputs, one is from the output voltage, the other is from the input voltage. The ontime of the high side switch is designed to be directly proportional to the output voltage and inversely proportional to the input voltage. The implementation results in a nearly constant switching frequency without the need of a clock generator.

Absolute Maximum Ratings (Note 1)



| 5 | |
|---|---------------|
| • VCC to GND | -0.3V to 15V |
| • PGOOD, FB, EN, REFOUT, REFIN | -0.3V to 6.5V |
| • BOOT to GND | -0.3V to 40V |
| <100ns | -0.3V to 45V |
| • BOOT to PHASE | -0.3V to 15V |
| <100ns | -0.3V to 20V |
| PHASE to GND | |
| DC | -5V to 25V |
| <100ns | -10V to 30V |
| • UGATE to GND | -0.3V to 40V |
| <100ns | -10V to 45V |
| UGATE to PHASE | |
| DC | 0.3V to 15V |
| <100ns | -5V to 20V |
| LGATE to GND | |
| DC | -0.3V to 15V |
| <100ns | -5V to 20V |
| Power Dissipation, P_D @ T_A = 25°C | |
| WDFN-10L3x3 | 3.28W |
| Package Thermal Resistance (Note 2) | |
| WDFN-10L 3x3, θ _{JA} | 30.5°C/W |
| WDFN-10L 3x3, θ_{JC} | 7.5°C/W |
| • Lead Temperature (Soldering, 10 sec.) | 260°C |
| • Junction Temperature | 150°C |
| Storage Temperature Range | |
| • ESD Susceptibility (Note 3) | |
| HBM (Human Body Model) | 2kV |
| | |

Recommended Operating Conditions (Note 4)

| • Input Voltage, VIN | 1.5V to 24V |
|----------------------------|----------------|
| • Supply Voltage, VCC | 4.5V to 13.2V |
| Junction Temperature Range | -40°C to 125°C |



DS8125C/D-02 June 2015

Electrical Characteristics

($V_{CC} = 5V$, $V_{IN} = 15V$, EN = 5V, $T_A = 25$ °C, unless otherwise specified)

| Parameter | Symbol | Test Conditions | Min | Тур | Max | Unit | |
|---|---------------------|---|------|------|------|------|--|
| PWM Controller | | | | | | | |
| VCC POR Threshold | | Rising Edge, Hysteresis = 120mV, PWM disabled below this level | 3.9 | 4.2 | 4.5 | V | |
| V _{CC} Quiescent Supply Current | IQ | FB Forced above the Regulation Point, EN = 5V, REFOUT Current = 0 | | 500 | 1250 | μΑ | |
| V _{CC} Shutdown Current | I _{SHDN} | V _{CC} Current, EN = 0V | | | 100 | μΑ | |
| REFOUT (Note 5) | V _{REFOUT} | V _{CC} = 4.5V to 13.2V, Sink/ Source Current = 2mA | 786 | 794 | 802 | mV | |
| REFOUT Source / Sink Current | IREFOUT | | | | 2 | mA | |
| FB Input Bias Current | | FB = 0.8V | -1 | 0 | 1 | μΑ | |
| REFIN Input Voltage Range | | | 0.3 | | 3.3 | V | |
| Switching Frequency | | (Note 6) | 270 | 300 | 330 | kHz | |
| Minimum Off-Time | | | 250 | | | ns | |
| Current Sensing | | | | | | | |
| locset | | | 9 | 10 | 11 | μΑ | |
| Soft-Start Time | T _{SS} | REFIN = 0.8V, No Load | | 0.7 | | ms | |
| Protection Function | | | | | | | |
| Current Limit Setting Range | | LGATE | 50 | | 400 | mV | |
| Current Limit Threshold | | ROCSET NC | | 315 | - | mV | |
| UV Threshold | | UVP Detect, FB Lower than REFIN Voltage | 225 | 300 | 375 | mV | |
| OVP Threshold | | OVP Detect, FB Higher than REFIN Voltage | 225 | 300 | 375 | mV | |
| REFIN Absolute OVP Threshold | | | 3.35 | 3.5 | | V | |
| Thermal Shutdown | | Latch | | 140 | | °C | |
| VIN Detection Threshold | V _{DET} | | -0.5 | | | V | |
| Driver On-Resistance | | | | | | | |
| UGATE Driver Source | RUGATEsr | VBOOT - VPHASE = 12V, Source Current = 100mA | | 1.5 | 3 | Ω | |
| UGATE Driver Sink | RUGATEsk | BOOT – PHASE = 12V, IsinK = 10mA | | 2.25 | 4 | Ω | |
| LGATE Driver Source | RLGATEsr | V _{CC} = 12V, Source Current = 100mA | | 1.5 | 3 | Ω | |
| LGATE Driver Sink | RLGATEsk | V _{CC} = 12V, I _{SINK} = 10mA | | 1 | 2 | Ω | |
| Dead Time | | LGATE Rising (PHASE = 1.5V) | | 30 | ns | | |
| Dedu Tillie | | UGATE Rising | | 30 | | ns | |
| Internal Boost Charging Switch On-Resistance | | VCC to BOOT, 10mA | | | 80 | Ω | |

Copyright ©2015 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

5




| Parameter | | Symbol | Test Conditions | Min | Тур | Max | Unit | |
|-----------------------------------|-----------------|-----------------|------------------------------------|-----|-----|-----|------|--|
| EN Threshold | EN Threshold | | | | | | | |
| EN Internal Pul | II High Current | | EN = 0V | 5 | | | μΑ | |
| Enable Input Voltage | Logic-High | V _{IH} | | 2.4 | | 5.5 | V | |
| | Logic-Low | V _{IL} | | | | 0.4 | | |
| PGOOD (PGOOD High w/o OVP or UVP) | | | | | | | | |
| PGOOD Blanking Time | | | PGOOD Rising Edge After Soft-Start | 1 | 3 | 5 | ms | |
| Output Low Voltage | | | I _{SINK} = 4mA | | | 0.3 | V | |
| Leakage Current | | | High State, Forced to 5V | | | 1 | μΑ | |

- Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. θ_{JA} is measured at $T_A = 25$ °C on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ_{JC} is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. The reference voltage shift -6mV from 0.8V for offset canceling under feedback valley control.
- Note 6. No production tested. Test condition $V_{IN} = 8V$, $V_{OUT} = 1.1V$, $I_{OUT} = 10A$ using application circuit.





Typical Application Circuit








Typical Operating Characteristics





























DS8125C/D-02 June 2015

Copyright ©2015 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

www.richtek.com



Application Information

The RT8125C/D PWM controller provides high efficiency, excellent transient response, and high DC output accuracy needed for CPU core, I/O, and chipset RAM supplies in notebook computers. Richtek Mach ResponseTM technology is specifically designed for providing 100ns "instant-on" response to load steps while maintaining a relatively constant operating frequency and inductor operating point over a wide range of input voltages. The topology solves the poor load transient response timing problems of fixed frequency current mode PWMs and avoids the problems caused by widely varying switching frequencies in conventional constant on-time and constant off-time PWM schemes.

Supply Voltage and Power On Reset (POR)

The input voltage range for VCC is from 4.5 V to 13.2 V with respect to GND. An internal linear regulator regulates the supply voltage for internal control logic circuit. A minimum $0.1\mu F$ ceramic capacitor is recommended to bypass the supply voltage. Place the bypassing capacitor near the IC. VCC also supplies the integrated MOSFET drivers. A bootstrap diode is embedded to facilitate PCB design and reduce the total BOM cost. No external Schottky diode is required in real applications.

The Power On Reset (POR) circuit monitors the supply voltage at the VCC pin. If VCC exceeds the POR rising threshold voltage (4.2V typ.), the controller resets and prepares the PWM for operation. If VCC falls below the POR falling threshold during normal operation, all MOSFETs stop switching. The POR rising and falling threshold has a hysteresis (0.12V typ.) to prevent unintentional noise based reset.

VIN Detection

Once VCC exceeds its power on reset (POR) rising threshold voltage and the EN pin is set free, UGATE will output continuous pulses (\sim 40kHz, 100ns), and LGATE will be forced low for converter input voltage VIN detection. If the voltage pulses at the PHASE pin are less than VIN detection threshold (V_{DET}) when UGATE is turned off more than 3 cycles, VIN is recognized as ready. Then, the controller will initiate soft-start operation. For ensuring the VIN can be defected, the Phase to GND can't place schottky diode to avoid the phase voltage will be clamped to around -0.3V.

Internal Soft-Start

The RT8125C/D provides an internal soft-start function. The soft-start function is used to prevent large inrush current and output voltage overshoot while the converter is being powered-up. The soft-start function automatically begins once the chip is enabled. An internal current source charges the internal soft-start capacitor such that the internal soft-start voltage ramps up uniformly. The FB voltage will track the internal soft-start voltage during the soft-start interval. After the internal soft-start voltage exceeds the reference voltage, the FB voltage no longer tracks the soft-start voltage but rather follows the reference voltage. Therefore, the duty cycle of the UGATE signal as well as the input current at power up are limited.

Copyright ©2015 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

10




Figure 1. Soft-Start Timing Chart



Soft Discharge

When VCC is less than POR falling threshold or EN goes low, the discharging mode will active. During discharging mode, LGATE will deliver discharging pulse and an internal switch from FB to GND will also create a path for discharging the output capacitor's residual charge to GND until the phase pin voltage below 0.7V.

Output Voltage Setting

The RT8125C/D supports external reference input to provide more flexible applications. The REFIN pin and REFOUT pin are implemented to be external reference input function. The RT8125C/D allows the output voltage of the DC/DC converter to be adjusted via an external resistor divider. It will try to maintain the feedback pin at REFIN pin input voltage.




Figure 2. Output Voltage Setting




Figure 3. Output Voltage Waveform

According to the resistor divider network above, the output voltage is set as :

$$V_{OUT} = \left[V_{REFOUT} \times \left(1 + \frac{R_{FB1}}{R_{FB2}}\right)\right] + \frac{\Delta V_{OUT}}{2}$$

Note that the reference voltage at DEM is exceeds than CCM threshold 1%.

Current Limit

The RT8125C/D provides lossless over current protection by detecting the voltage drop across the low side MOSFET when it is turned on. The over current trip threshold is set by an external resistor, R_{OCSET}, at LGATE. During LGATE is turned on, the RT8125C/D senses the PHASE voltage and compares to the OCP threshold. If the sensed PHASE voltage is lower than the OCP threshold, OCP will be triggered. When OCP is triggered, LGATE will turn on to prevent inductor current from increasing until the OCP condition is released.

Current Limit Setting

Over current threshold is externally programmed by adding a resistor (R_{OCSET}) between LGATE and GND. Once VCC exceeds the POR threshold and the EN pin is enabled, an internal current source I_{OCSET} flows through R_{OCSET} . For maintain the OCP threshold accuracy while temperature variation, the current source (I_{OCSET}) has an approximately 4500ppm/°C temperature slope to compensate the dependency of $R_{DS(ON)}$ of MOSFET. The voltage across R_{OCSET} is stored as the over current protection threshold V_{OCSET} . After that, the current source is switched off. R_{OCSET} can be determined using the following equation :

$$R_{OCSET} = \frac{I_{VALLEY} \times R_{LGDS(ON)}}{I_{OCSET}}$$

where I_{VALLEY} represents the desired inductor OCP trip current (valley inductor current). If R_{OCSET} is not present, there is no current path for I_{OCSET} to build the OCP threshold. In this situation, the OCP threshold is internally preset to 315mV (typical).

For RT8125D, the OCP threshold in soft-start period will be reduced ot half of setting value. For example, if the desired OCP threshold is 30A,the OCP threshold will be 15A during soft-start period. For RT8125C, the OCP threshold is same as steady state during soft-stare period.

For ensure current limit threshold accuracy, the Ciss of low-side MOSFET must less than 8nF.

Over Voltage Protection (OVP)

The output voltage is scaled by the divider resistors and fed back to the FB pin. The voltage on the FB pin will be compared with the REFIN Voltage. For voltage related protection functions, including over voltage protection and under voltage protection. If the FB voltage is higher than the OVP threshold during operation, OVP will be triggered. When OVP is triggered, UGATE will go low and LGATE will go high to discharge the output capacitor. Once OVP is triggered, controller will be latched unless VCC POR is detected again or EN pin is reset.




Figure 4. OVP Operation

Under Voltage Protection (UVP)

DS8125C/D-02 June 2015

The voltage on the FB pin is monitored for under voltage protection. Controller begins to detect UVP after soft-start finish. If the FB voltage is lower than the UVP threshold during normal operation, UVP will be triggered. When the UVP is triggered, both UGATE and LGATE will go low the RT8125C/D will enter hiccup mode and continuously try to restart until the UVP situation is removed.




Figure 5. UVP Operation

MOSFET Drivers

The RT8125C/D integrates high current gate drivers for the two N-MOSFETs to obtain high efficiency power conversion in synchronous Buck topology. A dead time is used to prevent crossover conduction for the high side and low side MOSFETs. Because both gate signals are off during dead time, the inductor current freewheels through the body diode of the low side MOSFET. The freewheeling current and the forward voltage of the body diode contribute to power loss. The RT8125C/D employs constant dead time control scheme to ensure safe operation without sacrificing efficiency. Furthermore, elaborate logic circuit is implemented to prevent cross conduction.

For high output current applications, two or more power MOSFETs are usually paralleled to reduce R_{DS(ON)}. The gate driver needs to provide more current to switch on/off these paralleled MOSFETs. Gate driver with lower source/ sink current capability result in longer rising/falling time in gate signals, and therefore higher switching loss.

The RT8125C/D embeds high current gate drivers to obtain high efficiency power conversion. The embedded drivers contribute to the majority of the power dissipation of the controller. Therefore, WDFN package is chosen for its power dissipation rating. If no gate resistor is used, the power dissipation of the controller can be approximately calculated using the following equation:

PDRIVER

=
$$f_{SW} \times (Q_G \times V_{BOOT} + Q_{G_Low} \text{ Side} \times V_{DRIVER_Low} \text{ Side})$$

Copyright ©2015 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

13



where V_{BOOT} represents the voltage across the bootstrap capacitor and f_{SW} is the switching frequency. It is important to ensure the package can dissipate the switching loss and have enough room for safe operation.

Inductor Selection

The inductor plays an important role in step-down converters because it stores the energy from the input power rail and then releases the energy to the load. From the viewpoint of efficiency, the DC Resistance (DCR) of the inductor should be as small as possible to minimize the conduction loss. In addition, the inductor covers a significant proportion of the board space, so its size is also important. Low profile inductors can save board space especially when the height has a limitation. However, low DCR and low profile inductors are usually not cost effective.

Additionally, larger inductance results in lower ripple current, which translates into the lower power loss. The inductor current rising time increases with inductance value. This means the transient response will be slower. Therefore, the inductor design is a trade-off among performance, size and cost.

In general, inductance is chosen such that the ripple current ranges between 20% to 40% of the full load current. The inductance can be calculated using the following equation:

$$L_{(MIN)} = \frac{V_{IN} - V_{OUT}}{f_{SW} \times k \times I_{OUT} \text{ Full Load}} \times \frac{V_{OUT}}{V_{IN}}$$

where k is the ratio between inductor ripple current and rated output current.

Input Capacitor Selection

Voltage rating and current rating are the key parameters when selecting an input capacitor. Conservatively speaking, an input capacitor should have a voltage rating 1.5 times greater than the maximum input voltage to be considered a safe design. The input capacitor is used to supply the input RMS current, which can be approximately calculated using the following equation:

$$I_{RMS} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$

The next step is to select a proper capacitor for the RMS current rating. Using more than one capacitor with low Equivalent Series Resistance (ESR) in parallel to form a capacitor bank is a good design. Placing a ceramic capacitor close to the drain of the high side MOSFET can also be helpful in reducing the input voltage ripple at heavy load.

Output Capacitor Selection

The output capacitor and the inductor form a low-pass filter in the Buck topology. In steady state condition, the ripple current flowing into/out of the capacitor results in voltage ripple. The output voltage ripples contains two components, $\Delta V_{\text{OUT}\ ESR}$ and $\Delta V_{\text{OUT}\ C}$.

$$\Delta V_{OUT_ESR} = \Delta I_{L} \times ESR$$

$$\Delta V_{OUT_C} = \Delta I_L \times \frac{1}{8 \times C_{OUT} \times f_{SW}}$$

When load transient occurs, the output capacitor supplies the load current before controller can respond. Therefore, the ESR will dominate the output voltage sag during load transient. The output voltage sag can be calculated using the following equation:

$$V_{OUT_SAG} = ESR \times \Delta I_{OUT}$$

For a given output voltage sag specification, the ESR value can be determined.

Another parameter that has influence on the output voltage sag is the equivalent series inductance (ESL). The rapid change in load current results in di/dt during transient.

Therefore ESL contributes to part of the voltage sag. Using a capacitor with low ESL will obtain better transient performance. Generally, using several capacitors connected in parallel will also have better transient performance than just one single capacitor with the same total ESR.

Unlike electrolytic capacitors, the ceramic capacitor has relatively low ESR and can reduce the voltage deviation during load transient. However, the ceramic capacitor can only provide low capacitance value. Therefore, it is suggested to use a mixed combination of electrolytic capacitor and ceramic capacitor for achieving better transient performance.

MOSFET Selection

The majority of power loss in the step-down power conversion is due to the loss in the power MOSFETs. For low voltage high current applications, the duty cycle of the high side MOSFET is small. Therefore, the switching loss of the high side MOSFET is of concern. Power MOSFETs with lower total gate charge are preferred in such kind of application. However, the small duty cycle means the low side MOSFET is on for most of the switching cycle. Therefore, the conduction loss tends to dominate the total power loss of the converter. To improve the overall efficiency, MOSFETs with low R_{DS(ON)} are preferred in the circuit design. In some cases, more than one MOSFET are connected in parallel to further decrease the on-state resistance. However, this depends on the low side MOSFET driver capability and the budget.

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For WDFN-10L 3x3 package, the thermal resistance, θ_{JA} , is 30.5°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $T_A = 25^{\circ}C$ can be calculated by the following formulas :

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (30.5^{\circ}C/W) = 3.28W$ for WDFN-10L3x3 package

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance. The derating curve in Figure 6 allow the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 6. Derating Curve of Maximum Power Dissipation

Layout Considerations

PCB layout is critical to high current high frequency switching converter designs. A good layout can help the controller to function properly and achieve expected performance. On the other hand, PCB without a carefully layout can radiate excessive noise, having more power loss and even malfunction in the controller. In order to avoid the above condition, the general guidelines can be followed in PCB layout.

- Power stage components should be placed first. Place the input bulk capacitors close to the high side power MOSFETs, and then locate the output inductor and finally the output capacitors.
- Placing the ceramic capacitor physically close to the drain of the high side MOSFET. This can reduce the input voltage drop when high side MOSFET is turned on. If more than one MOSFET is paralleled, each should have its own individual ceramic capacitor.
- Keep the high current loops as short as possible. During high speed switching, the current transition between MOSFETs usually causes di/dt voltage spike due to the parasitic components on PCB trace. Therefore, making the trace length between power MOSFETs and inductors wide and short can reduce the voltage spike and EMI.

15

Copyright ©2015 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.


DS8125C/D-02 June 2015 www.richtek.com




- Make MOSFET gate driver path as short as possible. Since the gate driver uses narrow-width high current pulses to switch on/off power MOSFET, the driver path must be short to reduce the trace inductance. This is especially important for low side MOSFET, because this can reduce the possibility of shoot-through.
- Providing enough copper area around power MOSFETs to help heat dissipation. Using thick copper also reduces the trace resistance and inductance to have better performance.
- > The output capacitors should be placed physically close to the load. This can minimize the trace parasitic components and improve transient response.
- ▶ All small signal components should be located close to the controller. The small signal components include the feedback voltage divider resistors, function setting components and high frequency bypass capacitors. The feedback voltage divider resistor must be placed close to FB pin, because the FB pin is inherently noisesensitive.
- Voltage feedback path must be away from switching nodes. The noisy switching node is, for example, the interconnection between high side MOSFET, low side MOSFET and inductor. Feedback path must be away from this kind of noisy node to avoid noise pick-up.
- A multi-layer PCB design is recommended. Make use of one single layer as the ground and have separate layers for power rail, or signal is suitable for PCB design.



Outline Dimension





DETAIL A

Pin #1 ID and Tie Bar Mark Options

Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

| Symbol | Dimensions I | n Millimeters | Dimensions In Inches | | |
|--------|--------------|---------------|----------------------|-------|--|
| | Min | Max | Min | Max | |
| А | 0.700 | 0.800 | 0.028 | 0.031 | |
| A1 | 0.000 | 0.050 | 0.000 | 0.002 | |
| А3 | 0.175 | 0.250 | 0.007 | 0.010 | |
| b | 0.180 | 0.300 | 0.007 | 0.012 | |
| D | 2.950 | 3.050 | 0.116 | 0.120 | |
| D2 | 2.300 | 2.650 | 0.091 | 0.104 | |
| Е | 2.950 | 3.050 | 0.116 | 0.120 | |
| E2 | 1.500 | 1.750 | 0.059 | 0.069 | |
| е | 0.500 | | 0.0 |)20 | |
| L | 0.350 | 0.450 | 0.014 | 0.018 | |

W-Type 10L DFN 3x3 Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

DS8125C/D-02 June 2015 www.richtek.com

单击下面可查看定价,库存,交付和生命周期等信息

>>Richtek(台湾立锜)