74LV1T08 Single 2-Input Translating AND Gate

GENERAL DESCRIPTION

The 74LV1T08 is a single level translating 2-input AND gate that is designed for 1.6V to 5.5V V_{CC} operation. The input is designed with a low threshold circuit to match 1.8V input logic at V_{CC} = 3.3V and can be used in 1.8V to 3.3V level up translation. In addition, the 5V tolerant input pins enable level down translation (for example, 3.3V to 2.5V output at V_{CC} = 2.5V). The output level is referenced to the supply voltage and supports 1.8V, 2.5V, 3.3V and 5.0V CMOS levels. The wide V_{CC} range allows the generation of output levels to connect to controllers or processors.


APPLICATIONS

Portable Applications
PC and Notebooks
Automotive
Industrial Controllers
Telecom


FEATURES

- Single Supply Voltage Translator at 1.8V, 2.5V, 3.3V and 5.0V
- Up Translation:
 - 1.2V to 1.8V at V_{CC} = 1.8V
 - 1.5V to 2.5V at V_{CC} = 2.5V
 - 1.8V to 3.3V at V_{CC} = 3.3V
 - 3.3V to 5.0V at V_{CC} = 5.0V
- Down Translation:
 - 3.3V to 1.8V at V_{CC} = 1.8V
 - 3.3V to 2.5V at V_{CC} = 2.5V
 - 5.0V to 3.3V at V_{CC} = 3.3V
- 5V Tolerant Inputs
- -40°C to +125°C Operating Temperature Range
- Available in a Green SC70-5 Package

LOGIC SYMBOL



LOGIC DIAGRAM



FUNCTION TABLE

INP	PUT	OUTPUT
Α	A B	
L	L	L
L	Н	L
Н	L	L
Н	Н	Н

 $Y = A \cdot B$ or $Y = \overline{A} + \overline{B}$

H = High Voltage Level

L = Low Voltage Level

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION	
74LV1T08	SC70-5	-40°C to +125°C	74LV1T08XC5G/TR	R59XX	Tape and Reel, 3000	

MARKING INFORMATION

NOTE: XX = Date Code. YYY X X Date Code - Week - Date Code - Year - Serial Number

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS (1)

, 12002012 III, 0 (IIII O III 1 II I I I I I I I I I I I I
Supply Voltage, V _{CC} 0.5V to 7V
Input Voltage, V _I ⁽²⁾ 0.5V to 7V
Output Voltage, Vo (2)
Output in High-State or Low-State (3)0.5V to V _{CC} + 0.5V
Output in Power-Off State0.5V to 0.5V
Input Clamping Current, I _{IK} (V _I < 0V)20mA
Output Clamping Current, I_{OK} ($V_O > V_{CC}$ or $V_O < 0V$)
±20mA
Output Current, I _O (V _O = 0V to V _{CC})±25mA
Supply Current, I _{CC} 25mA
Ground Current, I _{GND} 25mA
Junction Temperature ⁽⁴⁾ +150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10s)+260°C
ESD Susceptibility
HBM4000V
CDM1000V

RECOMMENDED OPERATING	CONDITIONS
Supply Voltage, V _{CC}	1.6V to 5.5V
Input Voltage, V _I	0V to 5.5V
Output Voltage, Vo	
Output in High-State or Low-State	0V to V _{CC}
Input Transition Rise and Fall Rate, $\Delta t/\Delta V$	
V _{CC} = 1.8V to 5.5V	20ns/V (MAX)
Operating Temperature Range	-40°C to +125°C

OVERSTRESS CAUTION

- 1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.
- 2. The input and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- 3. This value is limited to 7V maximum.
- 4. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	FUNCTION
1, 2	B, A	Data Inputs.
3	GND	Ground.
4	Υ	Data Output.
5	Vcc	Supply Voltage.

ELECTRICAL CHARACTERISTICS

(Full = -40°C to +125°C, all typical values are measured at T_A = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		TEMP	MIN	TYP	MAX	UNITS
		V _{CC} = 1.65V to	1.8V	Full	1			
		V _{CC} = 2.0V		Full	1.03			
		V _{CC} = 2.25V to 2.5V		Full	1.18]
High Loyal Input Valtage	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V _{CC} = 2.75V		Full	1.23			V
High-Level Input Voltage	V _{IH}	$V_{CC} = 3.0 V \text{ to } 3$	3.3V	Full	1.37			V
		V _{CC} = 3.6V		Full	1.48			
		$V_{CC} = 4.5 \text{V to } 5$	5.0V	Full	2.03			
		V _{CC} = 5.5V		Full	2.11			
		V _{CC} = 1.65V to	2.0V	Full			0.55	
Lavelavellenut Valtana	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V _{CC} = 2.25V to	2.75V	Full			0.71	.,
Low-Level Input Voltage	V _{IL}	$V_{CC} = 3.0 V \text{ to } 3$	3.6V	Full			0.65	V
		$V_{CC} = 4.5 V \text{ to } 5$	5.5V	Full			0.8	
			V_{CC} = 1.65V to 5.5V, I_{O} = -20 μ A	Full	V _{CC} - 0.05	V _{CC} - 0.01		
			V _{CC} = 1.65V, I _O = -2mA	Full	1.39	1.53		
		$V_{I} = V_{IH}$ or V_{IL}	V _{CC} = 1.8V, I _O = -2mA	Full	1.56	1.7		V
	V _{OH}		$V_{CC} = 2.3V$, $I_{O} = -2.3mA$	Full	2.08	2.22		
			$V_{CC} = 2.3V, I_{O} = -3mA$	Full	2.06	2.18		
Link Lavel Outent Valtage			V _{CC} = 2.5V, I _O = -3mA	Full	2.28	2.4		
High-Level Output Voltage			V _{CC} = 3.0V, I _O = -3mA	Full	2.8	2.92		
			$V_{CC} = 3.0V, I_{O} = -5.5mA$	Full	2.7	2.85		
			$V_{CC} = 3.3V, I_{O} = -5.5mA$	Full	3.02	3.16		
			V _{CC} = 4.5V, I _O = -4mA	Full	4.3	4.42		
			V _{CC} = 4.5V, I _O = -8mA	Full	4.2	4.35		
			$V_{CC} = 5.0V, I_{O} = -8mA$	Full	4.72	4.86		
			V_{CC} = 1.65V to 5.5V, I_{O} = 20 μ A	Full		0.01	0.05	
			V _{CC} = 1.65V, I _O = 2mA	Full		0.08	0.2	
			V _{CC} = 2.3V, I _O = 2.3mA	Full		0.06	0.15	
Lave Lavel Outrot Valtage		$V_{I} = V_{IH} \text{ or } V_{IL}$	V _{CC} = 2.3V, I _O = 3mA	Full		0.08	0.2	.,
Low-Level Output Voltage	V _{OL}	$V_{\rm I} = V_{\rm IH} \text{ or } V_{\rm IL}$	V _{CC} = 3.0V, I _O = 3mA	Full		0.06	0.15	V
			V _{CC} = 3.0V, I _O = 5.5mA	Full		0.12	0.24	
			V _{CC} = 4.5V, I _O = 4mA	Full		0.08	0.2	
			V _{CC} = 4.5V, I _O = 8mA	Full		0.14	0.35	
Input Leakage Current	l ₁	V_{CC} = 0V to 5.5V, V_I = V_{CC} or GND		Full		±0.01	±1	μΑ
Supply Current	Icc	$I_0 = 0A$	$5V$, 3.3V, 5.0V, $V_I = V_{CC}$ or GND,	Full		0.01	2	μΑ
Additional Supply Current	ΔI_{CC}	Per input pin, \ I _O = 0A, other p	$V_{CC} = 1.8V$, $V_{I} = 0.3V$ or 1.1V, pins at V_{CC} or GND $V_{CC} = 5.5V$, $V_{I} = 0.3V$ or 3.4V,	Full		0.1	5	μA
Additional Supply Suitent	TICC		$V_{CC} = 5.5V$, $V_I = 0.3V$ or 3.4V, pins at V_{CC} or GND	Full		0.4	1	mA

DYNAMIC CHARACTERISTICS

(For test circuit, see Figure 1. Full = -40°C to +125°C, all typical values are measured at T_A = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONI	DITIONS	TEMP	MIN (1)	TYP	MAX (1)	UNITS
			$V_{CC} = 1.8V, C_L = 15pF$	Full	0.5	7.9	15.5	
Propagation Delay ⁽²⁾ t _i			V _{CC} = 1.8V, C _L = 30pF	Full	0.5	8.7	18	
			V _{CC} = 2.5V, C _L = 15pF	Full	0.5	5	9.5	
		A, B to Y,	V _{CC} = 2.5V, C _L = 30pF	Full	0.5	5.3	10	
	t _{PD}	see Figure 2	V _{CC} = 3.3V, C _L = 15pF	Full	0.1	3.9	7	ns
			V _{CC} = 3.3V, C _L = 30pF	Full	0.1	4	7.8	
			V _{CC} = 5.0V, C _L = 15pF	Full	0.1	2.9	4.5	
			V _{CC} = 5.0V, C _L = 30pF	Full	0.1	3.2	5.2	
Input Capacitance	Cı	$V_1 = V_{CC}$ or GND, $V_{CC} = 3.3V$		+25°C		4		pF
Output Capacitance	Co	$V_{CC} = 0V, V_{O} = GND$		+25°C		9		pF
			V _{CC} = 1.8V	+25°C		6		pF
Power Dissipation Capacitance (3)	0	Per buffer,	V _{CC} = 2.5V	+25°C		5.5		
	C _{PD}	$V_I = GND$ to V_{CC} , $C_L = 30pF$, $f = 10MHz$	V _{CC} = 3.3V	+25°C		5.5		
			V _{CC} = 5.0V	+25°C		6		

NOTES:

- 1. Specified by design and characterization; not production tested.
- 2. t_{PD} is the same as t_{PLH} and t_{PHL} .
- 3. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times {V_{CC}}^2 \times f_i \times N + \Sigma (C_L \times {V_{CC}}^2 \times f_o)$$

where:

 f_i = Input frequency in MHz.

 f_o = Output frequency in MHz.


C_L = Output load capacitance in pF.


V_{CC} = Supply voltage in Volts.

N = Number of inputs switching.

 $\Sigma(C_L \times V_{CC}^2 \times f_o) = \text{Sum of the outputs.}$

TEST CIRCUIT





Test conditions are given in Table 1.

Definitions test circuit:

 R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

V_{EXT} = External voltage for measuring switching times.

Figure 1. Test Circuit for Measuring Switching Times


Table 1. Test Conditions

SUPPLY VOLTAGE	INPUT			LO	V _{EXT}	
V _{cc}	Vı	Δt/ΔV ⁽¹⁾	f _{MAX}	C _L	R _L	t _{PLH} , t _{PHL}
1.8V	Vcc	≤ 1.0ns/V	15MHz	15pF, 30pF	1ΜΩ	GND
2.5V	Vcc	≤ 1.0ns/V	25MHz	15pF, 30pF	1ΜΩ	GND
3.3V	3V	≤ 1.0ns/V	50MHz	15pF, 30pF	1ΜΩ	GND
5.0V	3V	≤ 1.0ns/V	50MHz	15pF, 30pF	1ΜΩ	GND

NOTE:

1. dV/dt ≥ 1.0V/ns.

WAVEFORMS



Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Figure 2. The Input A, B to Output Y Propagation Delays

Table 2. Measurement Points

INPUT	OUTPUT	
V _M ⁽¹⁾	V _M	
0.5 × V _I	0.5 × V _{CC}	

NOTE:

1. The measurement points should be V_{IH} or V_{IL} when the input rising or falling time exceeds 1.0ns.


REVISION HISTORY


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

NOVEMBER 2021 – REV.A to REV.A.1	Page
Updated Dynamic Characteristics section	
Changes from Original (FEBRUARY 2021) to REV.A	Page
Changed from product preview to production data	All





PACKAGE OUTLINE DIMENSIONS SC70-5





RECOMMENDED LAND PATTERN (Unit: mm)






Symbol	_	nsions meters	Dimer In In	nsions ches	
	MIN	MAX	MIN	MAX	
А	0.800	1.100	0.031	0.043	
A1	0.000	0.100	0.000	0.004	
A2	0.800	1.000	0.031	0.039	
b	0.150	0.350	0.006	0.014	
С	0.080	0.220	0.003	0.009	
D	2.000	2.200	0.079	0.087	
E	1.150	1.350	0.045	0.053	
E1	2.150	2.450	0.085	0.096	
е	0.65	TYP	0.026	TYP	
e1	1.300 BSC		0.051 BSC		
L	0.525	REF	0.021 REF		
L1	0.260	0.460	0.010	0.018	
θ	0°	8°	0°	8°	

- Body dimensions do not include mode flash or protrusion.
 This drawing is subject to change without notice.



TAPE AND REEL INFORMATION

REEL DIMENSIONS




NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SC70-5	7"	9.5	2.25	2.55	1.20	4.0	4.0	2.0	8.0	Q3

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
7" (Option)	368	227	224	8
7"	442	410	224	18

单击下面可查看定价,库存,交付和生命周期等信息

>>SGMICRO(圣邦微电子)