

General Description

The SN7325 2-wire serial-interfaced peripheral features 16 I/O ports. Ports are divided into eight push pull I/Os and eight open-drain I/Os and transition detection.

Any of the 16 I/O ports can be configured as an input or an output. All I/O ports configured as inputs are continuously monitored for state changes (transition detection). State changes are indicated by the INTB output. The interrupt is latched, allowing detection of transient changes. When the SN7325 is subsequently read through the serial interface, any pending interrupt is cleared.

The open-drain outputs are rated to sink 20mA at 0.22V headroom, and are capable of driving LEDs. The RSTB input clears the serial interface, terminating any I²C communication to or from the SN7325. The SN7325 uses two address inputs to allow 4 I²C slave addresses. The slave address also determines the power-up logic state for the I/O ports.

Multi-Function I/O Driver

Features

- 400kHz I²C serial interface
- 2.4V to 5.5V operation
- 8 push-pull I/O ports
- 8 open-drain I/O ports, rated to 20mA sink current at 0.22V headroom
- Selectable I/O port power-up default logic states
- INTB output alerts change on inputs
- Low 0.3μA (Typ.) standby current
- -40°C ~ +125°C temperature range

Applications

- Cell phones
- Notebooks
- SAN/NAS
- Satellite radio
- Servers
- Automotive

Typical Application Circuit




Figure 1 Typical Application Circuit

Note:

 $V_{Battery}$: 2.4V~5.5V, 2.8V is recommended.

 V_{DD} : 1.4 $V \sim 5.5V$, $V_{DD} \leq V_{Battery}$. 2.8V is recommended.

 $V_{\rm DD}$ should be turned off when system power off because OD ports are open default!

 $V_{DD} = V_{bat}$ is forbidden.

Pin Configuration


Package	Pin Configuration (Top View)
QFN-24	OD0 5 1
SOP-24	PP0 1

Pin Description

No.	Pin	Description
1~4, 14~17	PP0~PP7	CMOS push-pull I/O ports.
5~8, 10~13	OD0~OD7	Open-drain I/O ports.
9	GND	Ground.
18	AD0	Address inputs. Select device slave address with AD0 and AD1.
19	SCL	I ² C-compatible serial-clock input.
20	SDA	I ² C-compatible serial-data I/O.
21	VCC	Positive supply voltage. Bypass V_{CC} to GND with a ceramic capacitor of at least $0.1 \mu F$.
22	INTB	Interrupt output, active low. This is an open-drain output.
23	RSTB	Reset input, active low. Drive RSTB pin low to clear the 2-wire interface.
24	AD1	Address inputs. Select device slave address with AD0 and AD1.
	Thermal Pad	Connect to GND.

Ordering Information

Order Number	Package Type	QTY	Operating Temperature Range
SN7325A424E	QFN-24	2500/Reel	-40°C ~ +125°C
SN7325AN24E	SOP-24	30/Tube	-40 C ~ +123 C



Absolute Maximum Ratings

Supply voltage, V _{CC}	$-0.3V \sim +6.0V$
SCL, SDA, AD0, AD1, RSTB, INTB, OD0~OD7	$-0.3V \sim +6.0V$
PP0~PP7	$-0.3V \sim V_{CC} + 0.3V$
PP source output current	+100mA
PP, OD sink current	120mA
SDA sink current	10mA
INTB sink current	10mA
Maximum junction temperature, T _{JMAX}	150°C
Operating temperature range, T _A	
Storage temperature range, T _{STG}	$-65^{\circ}\text{C} \sim +150^{\circ}\text{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Electrical Characteristics

 $V_{CC} = 2.4 \text{V} \sim 5.5 \text{V}, T_A = -40 ^{\circ}\text{C} \sim +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are } V_{CC} = 3.3 \text{V}, T_A = 25 ^{\circ}\text{C}. \text{ (Note 1)}$

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V_{CC}	Supply voltage		2.4		5.5	V
17	Danier on march walters	V_{CC} falling, $T_A = -40$ °C			2.35	17
V_{POR}	Power-on-reset voltage	V_{CC} falling, $T_A = -20$ °C			2.3	V
I_{STB}	Standby current (Interface idle)	SCL and SDA and other digital inputs at V_{CC}		0.3	1.9	μΑ
I+	Supply current (Interface running)	f_{SCL} = 400kHz, other digital inputs at V_{CC}		8	20	μΑ
V_{IH}	Input high-voltage	SDA, SCL, AD0, AD1, RSTB, OD0~OD7, PP0~PP7	1.4			V
V_{IL}	Input low-voltage	SDA, SCL, AD0, AD1, RSTB, OD0~OD7, PP0~PP7			0.4	V
I_{IH}, I_{IL}	Input leakage current	SDA, SCL, AD0, AD1, RSTB, OD0~OD7, PP0~PP7 at VCC or GND	-0.2		+0.2	μΑ
C_{IN}	Input capacitance	SDA, SCL, AD0, AD1, RSTB, OD0~OD7, PP0~PP7 (Note 3)		10		pF
		$V_{CC} = 2.5V$, $I_{SINK} = 10$ mA			200	
V_{OL}	Output low voltage PP0~PP7, OD0~OD7	$V_{CC} = 3.3 \text{V}, I_{SINK} = 15 \text{mA}$			240	mV
	110~117,000~007	$V_{CC} = 5.0V$, $I_{SINK} = 20mA$			250	
$ m V_{OH}$		$V_{CC} = 2.5 \text{V}, I_{SOURCE} = 5 \text{mA}$	2.2			
	Output high voltage PP0~PP7	$V_{CC} = 3.3 \text{V}, I_{SOURCE} = 5 \text{mA}$	3.1			mV
		$V_{CC} = 5.0V$, $I_{SOURCE} = 10mA$	4.72			
V_{OLSDA}	Output low-voltage SDA	$I_{SINK} = 6mA$			180	mV
V_{OLINTB}	Output low-voltage INTB	$I_{SINK} = 5mA$			180	mV

Timing Characteristics

 $V_{CC} = 2.4 V \sim 5.5 V, T_A = -40 ^{\circ} C \sim +125 ^{\circ} C, unless otherwise noted. Typical values are V_{CC} = 3.3 V, T_A = 25 ^{\circ} C. \ (\textit{Note 3})$

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
f_{SCL}	Serial-clock frequency				400	kHz
$t_{ m BUF}$	Bus free time between a STOP and a START condition		1.3			μs
$t_{HD, STA}$	Hold time (repeated) START condition		0.6			μs
$t_{\rm SU,\;STA}$	Repeated START condition setup time		0.6			μs
t _{SU, STO}	STOP condition setup time		0.6			μs
t _{HD, DAT}	Data hold time	(Note 2)			0.9	μs
t _{SU, DAT}	Data setup time		100			ns
$t_{ m LOW}$	SCL clock low period		1.3			μs
t _{HIGH}	SCL clock high period		0.7			μs
t_R	Rise time of both SDA and SCL signals, receiving	(Note 4)		$20 + 0.1C_b$	300	ns
t_{F}	Fall time of both SDA and SCL signals, receiving	(Note 4)		$20 + 0.1C_{b}$	300	ns
$t_{F, TX}$	Fall time of SDA transmitting	(Note 4)		$20 + 0.1C_{b}$	250	ns
t_{SP}	Pulse width of spike suppressed	(Note 5)		50		ns
C_{b}	Capacitive load for each bus line				400	pF
t_{W}	RSTB pulse width		500			ns
t _{RSTB}	RSTB rising to START condition setup time		1			μs

Port and Interrupt INTB Timing Characteristic

 $V_{CC} = 2.4 \text{V} \sim 5.5 \text{V}, T_A = -40 ^{\circ}\text{C} \sim +125 ^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are $V_{CC} = 3.3 \text{V}, T_A = 25 ^{\circ}\text{C}.$ (Note 3)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Port output data valid	t_{PV}	$C_L \le 100 pF$			4	μs
Port input setup time	t_{PSU}	$C_L \le 100 pF$	0			μs
Port input hold time	t_{PH}	$C_L \le 100 pF$	4			μs
INTB input data valid time	$t_{ m IV}$	$C_L \le 100 pF$			4	μs
INTB reset delay time from acknowledge	t_{IR}	$C_L \le 100 pF$			4	μs

Note 1: All parameters are tested at $T_A = 25^{\circ}$ C. Specifications over temperature are guaranteed by design.

Note 2: A master device must provide a hold time of at least 300ns for the SDA signal (referred to V_{IL} of the SCL signal) in order to bridge the undefined region of SCL's falling edge.

Note 3: Guaranteed by design.

Note 4: C_b = total capacitance of one bus line in pF. $I_{SINK} \le 6mA$. t_R and t_F measured between $0.3 \times V_{CC}$ and $0.7 \times V_{CC}$.

Note 5: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.

Table1 Power Up Default State for I/O Ports

	indict to their op between butter to the																
	in ection		Port Power Up Default														
AD1	AD0	PP7	PP6	PP5	PP4	PP3	PP2	PP1	PP0	OD7	OD6	OD5	OD4	OD3	OD2	OD1	OD0
GND	GND	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
GND	VCC	0	0	0	0	1	1	1	1	0	0	0	0	Hi-Z	Hi-Z	Hi-Z	Hi-Z
VCC	GND	1	1	1	1	0	0	0	0	Hi-Z	Hi-Z	Hi-Z	Hi-Z	0	0	0	0
VCC	VCC	1	1	1	1	1	1	1	1	Hi-Z							

Table 2 Command Byte Register

Command Byte Address(Hex)	Function	Power Up Default	Protocol
00	Input port A (OD0~OD7)	XXXX XXXX	R
01	Input port B (PP0~PP7)	XXXX XXXX	R
02	Output port A	Refer to Table 1	R/W
03	Output port B	Refer to Table 1	R/W
04	Port A configuration	0000 0000	R/W
05	Port B configuration	0000 0000	R/W
06	Port A interrupt control	0000 0000	R/W
07	Port B interrupt control	0000 0000	R/W




Figure 2 2-Wire Serial Interface Timing Details




Figure 3 START and STOP Conditions





Figure 4 Bit Transfer

Functional Block Diagram



Detailed Description

Functional Overview

The SN7325 is a Multi-function I/O driver operating from a 2.4V to 5.5V supply with eight push-pull and eight open-drain I/O ports. Each open-drain and push-pull port is rated to sink 20mA at 0.22V headroom, and the entire device is rated to sink 320mA at 0.22V headroom into all ports combined. The outputs drive loads connected to supplies up to +5.5V.

The SN7325 is set to four I²C slave addresses using the address select inputs AD0 and AD1, and is accessed over an I²C serial interface up to 400kHz. The RSTB input clears the serial interface in case of a bus lockup, terminating any serial transaction to or from the SN7325.

The SN7325 consists of input, output port registers, configuration registers and interrupt control register. All I/O ports offer latching transition detection when configured as inputs. All input ports are continuously monitored for changes.

A latching interrupt output, INTB, is programmed to flag logic changes on ports used as inputs. Data changes on any input port forces INTB to a logic-low. Changing the I/O port level through the serial interface does not cause an interrupt. The interrupt output INTB is cleared successfully by reading the corresponding input/output ports.

Ports default to logic-high or logic-low on power-up in groups of four (see Table 1).

Initial Power-Up

On power-up, the transition detection logic is reset, and INTB is reset. The power-up default states of the 16 I/O ports are set according to the I2C slave address selection inputs, AD0 and AD1 (see Table 1). For I/O ports used as inputs, ensure that the default states are logic-high so that the I/O ports power up in the high impedance state.

Power-On Reset

The SN7325 contains an integral power-on-reset (POR) circuit that ensures all registers are reset to a known state on power-up. When V_{CC} rises above V_{POR} (2.3V max), the POR circuit releases the registers and 2-wire interface for normal operation. When V_{CC} drops to less than V_{POR} , the SN7325 resets all register contents to the POR defaults.

RSTB Input

The active-low RSTB input voids any I2C transaction involving the SN7325, forcing the SN7325 into the I2C STOP condition. A reset does not affect the interrupt output.

Standby Mode

When the serial interface is idle, the SN7325 automatically enters standby mode, drawing minimal supply current.

I/O Port Input Transition Detection

All I/O ports configured as inputs are monitored for changes since the expander was last accessed through the serial interface. The open-drain interrupt output, INTB, activates when one of the port pins changes states and only when the pin is configured as an input. The interrupt deactivates when the input/output register is read. A pin configured as an output does not cause an interrupt. Each 8-bit port register is read independently; therefore, an interrupt caused by port A (OD0~OD7) is not cleared by a read of port B (PP0~PP7)'s register.

Changing an I/O from an output to an input may cause a false interrupt to occur if the state of that I/O does not match the content of output port register. The SN7325 has interrupt control register to avoid false interrupt by setting the interrupt control register bit high firstly, when the I/O state is stable, clear the interrupt control register to enable the input transition detection function.

Accessing the SN7325 Serial Addressing

The SN7325 operates as a slave that sends and receives data through a 2-wire interface. The interface uses a serial data line (SDA) and a serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master, typically a microcontroller, initiates all data transfers to and from the SN7325, and generates the SCL clock that synchronizes the data transfer (see Figure 2).

SDA operates as both an input and an open-drain output. A pull up resistor, typically $4.7k\Omega$, is required on SDA. SCL operates only as an input. A pull up resistor, typically $4.7k\Omega$, is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output. Each transmission consists of a START condition sent by a master, followed by the SN7325's 7-bit slave addresses plus R/W bits, 1 or more data bytes, and finally a STOP condition (see Figure 3).

START and STOP Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, the master issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (see Figure 3)

Bit Transfer

One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 4).




Figure 5 Acknowledge




Figure 6 Writing to the SN7325




Figure 7 Reading I/O Ports of SN7325

Slave Address

The SN7325 has a 7-bit slave address. The 8th bit following the 7-bit slave address is the R/W bit. Set this bit low for a write command and high for a read command.

The complete slave address is:

A6:A2	A1	A0	R/W
10110	AD1	AD0	0/1

Data Bus Transaction

The command byte is the first byte to follow the 8-bit device slave address during a write transmission (see Table 2). The command byte is used to determine which of the following registers are written or read.

Acknowledge

The acknowledge bit is a clocked 9th bit the recipient uses to acknowledge receipt of each byte of data (see Figure 5). Each byte transferred effectively requires 9bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse, such that the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the SN7325, the device generates the acknowledge bit because the SN7325 is the recipient. When the SN7325 is transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

Configuration Registers

The configuration registers configure the directions of the I/O pins. Set the bit in the respective configuration register to enable the corresponding port as an input. Clear the bit in the configuration register to enable the corresponding port as an output.

Interrupt Control Registers

The interrupt control registers control the interrupt function of I/O ports when the I/O port used as input. Set the bit in the respective interrupt control register to disable the corresponding port's interrupt function. Clear the bit in the interrupt control register to enable the corresponding port's interrupt function.

Writing to Port Registers

Transmit data to the SN7325 by sending the device slave address and setting the LSB to a logic zero. The command byte is sent after the address and determines which registers receive the data following the command byte.

A write to either output port groups of the SN7325 starts with the master transmitting the group's slave address with the R/\overline{W} bit set low. The master can now transmit the command byte and data byte.

Reading Port Registers

To read the device data, the bus master must first send the SN7325 address with the R/\overline{W} bit set to zero, followed by the command byte, which determines which register is accessed. After a restart, the bus master must then send the SN7325 address with the R/\overline{W} bit set to 1. Data from the register defined by the command byte is then sent from the SN7325 to the master.

The SN7325 acknowledges the slave address, and samples the ports during the acknowledge bit. INTB desserts during the slave address acknowledge. When the master reads one byte from the I/O ports of the SN7325 and subsequently issues a STOP condition (Figure 7), the SN7325 transmits the current port data, clears the change flags, and resets the transition detection. INTB desserts during the slave acknowledge. The new snapshot data is the current port data transmitted to the master, and therefore, port changes occurring during the transmission are detected.

Port Output Signal-Level Translation

The open-drain output architecture allows for level translation to higher or lower voltages than the SN7325's supply. Each of the push-pull output ports has protection diodes to V+ and GND. When a port output is driven to a voltage higher than V+ or lower than GND, the appropriate protection diode clamps the output to a diode drop above V+ or below GND. When the SN7325 is powered down (V+ = 0V), every output port's protection diodes to V+ and GND continue to appear as a diode clamp from each output to GND (Figure 8). Each of the I/O ports OD0~OD7 has a protection diode to GND (Figure 9). When a port is driven to a voltage lower than GND, the protection diode clamps the port to a diode drop below GND. To obtain a high voltage, Open-drain I/O Ports should connect a resistance to $V_{\rm CC}$ (Figure 9).

In the case of LED load at OD outputs, the voltage at OD is between V_{CC} and GND when OD is intended high to turn off the LED, causing I_{CC} leakage current. A 100K pull-up resistor will force OD high at V_{CC} and eliminate the leakage current. PP outputs can be set high at V_{CC} with LED load, resulting in no leakage current without any pull-up resistor.




Figure 8 SN7325 Push-Pull I/O Ports Structure




Figure 9 SN7325 Open-Drain I/O Ports Structure

Classification Reflow Profiles

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds
Average ramp-up rate (Tsmax to Tp)	3°C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds
Peak package body temperature (Tp)*	Max 260°C
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds
Average ramp-down rate (Tp to Tsmax)	6°C/second max.
Time 25°C to peak temperature	8 minutes max.





Figure 10 Classification Profile


Tape and Reel Information

QFN-24




NOTES: [技术要求]: 1.CARRIER TAPE COLOR: BLACK[競争無色为器色] 2.COVER TAPE WIDTH: 9.50±0.10 [配套9, 5±0.10%盘令] 3.COVER TAPE COLOR: TRANSPARENT(鱼带颜色无色速明] 4. ANTISTATIC COATED 10°~10° OHMB/SQ.[净仓面积表面积抗为10°0 /□~10°b /□] 5.10 SPROCKET HOLE PITCH CLIMILLATIVE TOLERANCE ±0.20MAX. [10个传送定位孔问阻果积会验0.20MAI.] 6.SUPPLIER: 3M(供应商组) 7.MOLD#*BUPPC (4×4×0.75/0.85)[蒙带损格预配管(4×4×0.75/0.85)] 8.ALL DIMS IN mm. [所有净位为mm] 9.BAN TO USE THE LEVEL 1 ENVIRONMENT-RELATED SUBSTANCES OF JCET PRESCRIBING. [禁止使用卡电料技规定的一板环境管理像反] 10.THE DERECTION OF VIEW: □ ② 。 [视图方向: □ ③] 11.SPECIAL FOR CUSTOMER SHEN [砂基客户专用]

SOP-24




Package Information

QFN-24



Top View [顶视图]







	MIN.	NORM.	MAX.
A	0.700	0.750	0.800
	0.800	0.850	0.900

TECHNOLOGY SPECIFICATION[技术要求]


- 1. MOLDED BODY SHALL NOT HAVE CRACK, DAMAGE, ETC.;
- [树脂体表面不允许有崩裂、缺损等缺陷;] 2. PLATE OF DOWN-LEAD SHALL NOT HAVE CHANGING COLOR, SPLOTCHY, FLAKE, ETC.; [引线镀层不应有变色、沾污、剥落等;]
- 3. CLEAR MARK IS NEEDED;

[印记清晰;

- 4. BAN TO USE THE LEVEL 1 ENVIRONMENT-RELATED SUBSTANCES OF JCET PRESCRIBING; [该产品禁止使用长电科技规定的一级环境管理物质;]
- 5. ALL UNITS ARE IN MILLIMETER;

[所有尺寸为mm;] 6. THE DIRECTION OF VIEW: ① ①. [视图方向: ① ② ②.]

SOP-24



Note: All dimensions in millimeters unless otherwise stated.

IMPORTANT NOTICE

SI-EN Technology cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a SI-EN Technology product. SI-EN Technology reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its specifications, products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

单击下面可查看定价,库存,交付和生命周期等信息

>>SI-EN(矽恩)