

# 3W@5.0V Mono Filter-less Class-D Audio Power Amplifier

### **General Description**

The SN2010B is a high efficiency, 3W@5.0V mono filter-less Class-D audio power amplifier. A low noise, filter-less PWM architecture eliminates the output filter, reduces external component count, system cost, and simplifying design.

Operating in a single 5.0V supply, SN2010B is capable of driving  $4\Omega$  speaker load at a continuous average output of 3W@10% THD+N. The SN2010B has high efficiency with speaker load compared to a typical class-AB amplifier.

In cellular handsets, the earpiece, speaker phone, and melody ringer speaker can each be driven by the SN2010B. The gain of SN2010B is externally configurable which allows independent gain control from multiple sources by summing signals from each function.

SN2010B is available in UTQFN-9 packages. It operates from 2.7V to 5.5V over the temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.

#### **Features**

- 5.0V supply at THD+N = 10%
  - -3W into  $4\Omega$  (Typ.)
  - -1.68W into  $8\Omega$  (Typ.)
- Efficiency at 5.0V
  - -85% at 400mW with a 4 $\Omega$  speaker
  - -88% at 400mW with a  $8\Omega$  speaker
- Less than 1µA shutdown current
- Optimized PWM output stage eliminates LC output filter
- Fully differential design reduces RF rectification and eliminates bypass capacitor
- Improved CMRR eliminates two input coupling capacitors
- Integrated click-and-pop suppression circuitry
- UTQFN-9 package
- RoHS compliant and 100% lead(Pb)-free

## **Applications**

- Wireless or cellular handsets and PDAs
- Portable DVD player
- Notebook PC
- Portable radio
- Educational toys
- Portable gaming

## **Typical Application Circuit**




Figure 1 Typical Application Circuit (Differential Input)




Figure 2 Typical Application Circuit (Single-ended Input)

## **Pin Configuration**


Package	Pin Configuration (Top View)		
UTQFN-9	• IN+ GND OUT- (A1) (A2) (A3)  VCC VCC GND (B1) (B2) (B3)  IN- SDB OUT+ (C1) (C2) (C3)		

## **Pin Description**

No.	Pin	Description	
A1	IN+	Positive audio input.	
A2, B3	GND	Connect to ground.	
A3	OUT-	Negative audio output.	
B1, B2	VCC	Power supply.	
C1	IN-	Negative audio input.	
C2	SDB	Enter in shutdown mode when active low.	
C3	OUT+	Positive audio output.	

# **Ordering Information**

Order Number	Package Type	QTY/Reel	<b>Operating Temperature Range</b>
SN2010BIF09E	UTQFN-9	3000	$-40^{\circ}\text{C} \sim +85^{\circ}\text{C}$



## **Absolute Maximum Ratings**

Supply voltage, V <sub>CC</sub>	$-0.3V \sim +6.0V$
Voltage at any input pin	
Maximum junction temperature, T <sub>JMAX</sub>	150°C
Operating temperature range, T <sub>A</sub>	
Storage temperature range, T <sub>STG</sub>	
ESD (HBM)	7kV

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Electrical Characteristics**

 $V_{CC} = 2.7V \sim 5.5V$ ,  $T_A = 25$ °C, unless otherwise noted. (*Note 1*)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
$V_{CC}$	Supply voltage		2.7		5.5	V
$ V_{OS} $	Output offset voltage (measured differentially)	$V_{SDB} = 0V, A_V = 2V/V$		10		mV
ī	Ouiescent current	$V_{CC} = 5.5 V$ , no load		2.6		
$I_{CC}$		$V_{\rm CC}$ = 2.7V, no load		1.2		mA
$I_{SD}$	Shutdown current	$V_{SDB} = 0.4V$			1	μΑ
$f_{sw}$	Switching frequency			250		kHz
$R_{\rm IN}$	Input resistor	Gain≤20V/V	15			kΩ
Gain	Input gain	$R_{IN} = 150k\Omega$		2		V/V
V <sub>IH</sub>	High-level input voltage		1.4			V
$V_{\rm IL}$	Low-level input voltage				0.4	V

## **Electrical Characteristics** (*Note 2*)

 $T_A = 25$ °C, Gain = 2V/V,  $C_{IN} = 2\mu F$ , unless otherwise noted.

Symbol	Parameter	Condition		Min.	Тур.	Max.	Unit
P <sub>O</sub> Output		THD+N = 10% f = 1kHz, $R_L = 8\Omega$	$V_{\rm CC} = 5.0 \text{V}$		1.68		W
			$V_{CC} = 4.2V$		1.2		
			$V_{CC} = 3.6V$		0.88		
		THD+N = 10% $f = 1kHz$ , $R_L = 4\Omega$	$V_{\rm CC} = 5.0 V$		3.0		W
			$V_{CC} = 4.2V$		2.0		
	Output mouse	, ret 121	$V_{CC} = 3.6V$		1.5		
	Output power	THD+N = 1% f = 1kHz, $R_L$ = 8 $\Omega$	$V_{\rm CC} = 5.0 \text{V}$		1.4		W
			$V_{CC} = 4.2V$		1.0		
			$V_{CC} = 3.6V$		0.7		
		THD+N = 1% $f = 1kHz$ , $R_L = 4\Omega$	$V_{CC} = 5.0V$		2.4		W
			$V_{CC} = 4.2V$		1.68		
		, , , , , , , , , , , , , , , , , , ,	$V_{CC} = 3.6V$		1.2		
THD+N	Total harmonic	$V_{CC} = 4.2V, P_O = 0.6W, R_L = 8\Omega, f = 1kHz$			0.18		%
distortion plus noise		$V_{CC} = 4.2V$ , $P_O = 1.1W$ , $R_L = 4\Omega$ , $f = 1kHz$			0.22		%0
$V_{NO}$	Output voltage noise	$V_{CC}$ = 4.2V, f = 20Hz ~ 20kHz Inputs AC-grounded			80		μVrms
$t_{\mathrm{WU}}$	Wake-up time from shutdown	$V_{CC} = 3.6V$			32		ms
SNR	Signal-to-noise ratio	$P_{O} = 1.0 \text{W}, R_{L} = 8\Omega, V_{CC} = 4.2 \text{V}$			91		dB
PARK	Power supply rejection ratio		$V_{CC} = 5.0V$		-75		dB
			$V_{CC} = 4.2V$		-70		
		Imput grounded	$V_{CC} = 3.6V$		-66		<u> </u>

Note 1: All parts are production tested at  $T_A = 25$  °C. Other temperature limits are guaranteed by design.

Note 2: Guaranteed by design.


#### **Typical Performance Characteristic** 20 $R_L = 8\Omega$ $R_L = 4\Omega$ 10 10 f = 1kHzf = 1kHz5 5 THD+N(%) IHD+N(%) 2 0.5 0.5 0.2 0.1 10m 100m 2 · 3 Output Power(W) Output Power(W) Figure 3 THD+N vs. Output Power Figure 4 THD+N vs. Output Power D. = 4Ω 10 $R_{\text{\tiny L}}\!=8\Omega$ 5 5 2 2 THD+N(%) THD+N(%) $V_{CC} = 4.2V$ Po = 1.1W0.5 0.5 0.2 0.2 $V_{cc} = 5.0 \text{V}$ Po = 0.45WPo = 0.9W0.1 Po = 0.8W0.05 0.05 $V_{cc} = 4.2V$ Po = 0.6W 0.02 0.02 0.01 0.01 20k 20k 100 50 100 500 5k 20 Frequency(Hz) Frequency(Hz) Figure 5 THD+N vs. Frequency Figure 6 THD+N vs. Frequency $R_L = 8\Omega$ $R_{\scriptscriptstyle L}\!=4\Omega$ Input Grouded Input Grouded -20 -20 -40 PSRR(dB) PSRR(dB) -60 -80 $V_{cc} = 4.2V$ -80 -100 -120 L -100 L 200 2k 200 20k 100 500 1k 100 500 1k

Frequency(Hz)


Figure 8 PSRR vs. Frequency

Frequency(Hz)

Figure 7 PSRR vs. Frequency



# **Functional Block Diagram**



### **Application Information**

#### **Fully Differential Amplifier**

The SN2010B is a fully differential amplifier with differential inputs and outputs. The fully differential amplifier consists of a differential amplifier and a common mode amplifier. The differential amplifier ensures that the amplifier outputs a differential voltage on the output that is equal to the differential input times the gain. The common-mode feedback ensures that the common-mode voltage at the output is biased around  $V_{\rm CC}/2$  regardless of the common-mode voltage at the input. The fully differential SN2010B can still be used with a single-ended input; however, the SN2010B should be used with differential inputs when in a noisy environment, like a wireless handset, to ensure maximum noise rejection.

#### **Advantages of Fully Differential Amplifiers**

The fully differential amplifier does not require a bypass capacitor. This is because any shift in the mid-supply affects both positive and negative channels equally and cancels at the differential output.

GSM handsets save power by turning on and shutting off the RF transmitter at a rate of 217Hz. The transmitted signal is picked-up on input and output traces. The fully differential amplifier cancels the signal much better than the typical audio amplifier.

#### **Component Selection**

Figure 11 shows the SN2010B with differential inputs and input capacitors, and Figure 12 shows the SN2010B with single-ended inputs. Differential inputs should be used whenever possible because the single-ended inputs are much more susceptible to noise.




Figure 11 Differential Input




Figure 12 Single-Ended Input

#### Input Resistors (R<sub>IN</sub>)

The input resistors  $(R_{IN})$  set the gain of the amplifier according to Equation (1).

$$Gain = \frac{2 \times 150 \text{k}\Omega}{R_{IN}} \left(\frac{V}{V}\right) \tag{1}$$

Resistor matching is very important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and cancellation of the second harmonic distortion diminish if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized. Matching is more important than overall tolerance. Resistor arrays with 1% matching can be used with a tolerance greater than 1%.

Place the input resistors very close to the SN2010B to limit noise injection on the high-impedance nodes.

For optimal performance the gain should be set to 2V/V or lower. Lower gain allows the SN2010B to operate at its best, and keeps a high voltage at the input making the inputs less susceptible to noise.

#### **Decoupling Capacitor (C<sub>S</sub>)**

The SN2010B is a high performance Class-D audio amplifier that requires adequate power supply decoupling to ensure the efficiency is high and total harmonic distortion (THD) is low. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically  $1\mu F$ , placed as close as possible to the device VCC lead works best. Placing this decoupling capacitor close to the SN2010B is very important for the efficiency of the Class-D amplifier, because any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency. For filtering lower frequency noise signals, a  $10\mu F$  or greater capacitor placed near the audio power amplifier would

also help, but it is not required in most applications because of the high PSRR of this device

#### **Input Capacitors (C<sub>IN</sub>)**

The input capacitors and input resistors form a high pass filter with the corner frequency,  $f_C$ , determined in Equation (2).

$$f_c = \frac{1}{2\pi R_N C_N} \tag{2}$$

The value of the input capacitor is important to consider as it directly affects the bass (low frequency) performance of the circuit. Speakers in wireless phones cannot usually respond well to low frequencies, so the corner frequency can be set to block low frequencies in this application.

Equation (3) is reconfigured to solve for the input coupling capacitance.

$$C_{IN} = \frac{1}{2\pi R_{IN} f_C} \tag{3}$$

If the corner frequency is within the audio band, the capacitors should have a tolerance of  $\pm 10\%$  or better, because any mismatch in capacitance causes an impedance mismatch at the corner frequency and below.

For a flat low frequency response, use large input coupling capacitors ( $1\mu F$ ). However, in a GSM phone the ground signal is fluctuating at 217Hz, but the signal from the codec does not have the same 217Hz fluctuation. The difference between the two signals is amplified, sent to the speaker, and heard as a 217Hz hum.

#### **Summing Input Signals**

Most wireless phones or PDAs need to sum signals at the audio power amplifier or just have two signal sources that need separate gain. The SN2010B makes it easy to sum signals or use separate signal sources with different gains. Many phones now use the same speaker for the earpiece and ringer, where the wireless phone would require a much lower gain for the phone earpiece than for the ringer. PDAs and phones that have stereo headphones require summing of the right and left channels to output the stereo signal to the mono speaker.

#### **Summing Two Differential Input Signals**

Two extra resistors are needed for summing differential signals in Figure 13 (a total of 5 components). The gain for each input source can be set independently by Equations (4) and (5).

$$Gain1 = \frac{V_O}{V_{II}} = \frac{2 \times 150 k\Omega}{R_{IN1}} \left(\frac{V}{V}\right) \tag{4}$$

$$Gain 2 = \frac{V_O}{V_{I2}} = \frac{2 \times 150 k\Omega}{R_{IN2}} \left(\frac{V}{V}\right)$$
 (5)

If summing left and right inputs with a gain of 1V/V, use  $R_{IN1}=R_{IN2}=300k\Omega$ .

If summing a ring tone and a phone signal, set the ring-tone gain to Gain1 = 2V/V, and the phone gain to Gain2 = 0.1V/V. The resistor values would be

$$R_{IN1} = 150k\Omega$$
,  $R_{IN2} = 3M\Omega$ .




Figure 13 Summing Two Differential Inputs

# Summing a Differential Input Signal and a Single-Ended Input Signal

Figure 14 shows how to sum a differential input signal and a single-ended input signal. Ground noise may couple in through IN– with this method. It is better to use differential inputs. The gain for each input source can be set independently by Equations (4) and (5). The corner frequency of the single-ended input is set by  $C_{\text{IN2}}$ , shown in Equation (6).

$$C_{IN2} = \frac{1}{2\pi R_{IN2} f_C}$$
 (6)

To assure that each input is balanced, the single-ended input must be driven by a low-impedance source even if the input is not in use. If summing a ring tone and a phone signal, the phone signal should use a differential input signal while the ring tone might be limited to a single-ended signal. Ring-tone gain is set to Gain1 = 2V/V, and phone gain is set to Gain2 = 0.1V/V, the resistor values would be  $R_{IN1} = 150k\Omega$ ,  $R_{IN2} = 3M\Omega$ .

The high pass corner frequency of the single-ended input is set by  $C_{\text{IN}2}$ . If the desired corner frequency is less than 20Hz

So, 
$$C_{IN2} > \frac{1}{2\pi 150 k\Omega \times 20 Hz}$$
 and  $C_{IN2} > 53 pF$ 




Figure 14 Summing Differential Input and Single-Ended Input Signals

#### **Summing Two Single-Ended Input Signals**

The gain and corner frequencies ( $f_{C1}$  and  $f_{C2}$ ) for each input source can be set independently by Equations (4) and (5). Resistor,  $R_P$ , and capacitor,  $C_P$ , are needed on the IN+ terminal to match the impedance on the IN-terminal. The single-ended inputs must be driven by low impedance sources even if one of the inputs is not outputting an ac signal.

$$C_{IN1} = \frac{1}{2\pi R_{IN1} f_C}$$
 (7)

$$C_{IN2} = \frac{1}{2\pi R_{IN2} f_C}$$
 (8)

$$C_p = C_{IN1} + C_{IN2}$$
 (9)

$$R_P = \frac{R_{IN1} \times R_{IN2}}{\left(R_{IN1} + R_{IN2}\right)} \tag{10}$$




Figure 15 Summing Two Single-Ended Inputs

#### **EMI Evaluation Result**




Figure 16 EMI Evaluation Result

## **Classification Reflow Profiles**

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds
Average ramp-up rate (Tsmax to Tp)	3°C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds
Peak package body temperature (Tp)*	Max 260°C
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds
Average ramp-down rate (Tp to Tsmax)	6°C/second max.
Time 25°C to peak temperature	8 minutes max.





Figure 17 Classification Profile


## **Tape and Reel Information**





Note: All dimensions in millimeters unless otherwise stated.

## **Packaging Information**

#### **UTQFN-9**







Note: All dimensions in millimeters unless otherwise stated.

#### **IMPORTANT NOTICE**

SI-EN Technology cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a SI-EN Technology product. SI-EN Technology reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its specifications, products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

# 单击下面可查看定价,库存,交付和生命周期等信息

# >>SI-EN(矽恩)