

Application Note: SQ33065 6V to 75V Synchronous Buck Controller With Wide Duty Cycle Range

Preliminary Specification

General Description

The SQ33065 is 75V synchronous buck controller with type III voltage mode control and feedforward. Minimum tens of nanosecond on-time facilitates large step-down ratios. The SQ33065 continues to operate when input voltage decreases to as low as 6V.

VIN over voltage protection is achieved by directly detecting VIN pin voltage to prevent output inverse charging. Cycle-by-cycle over current protection is accomplished by measuring the voltage across the low-side MOSFET or current sense resistor. Forced-PWM (FPWM) eliminates frequency variation and a selectable diode emulation lowers power consumption at light-load conditions. The switching frequency as high as 1 MHz can be set or synchronized to an external clock.

Ordering Information

Code Spec Code	
ge type Not	e
5x4.5-20	
	ge type Note

Features

- 6V to 75V Input Voltage Range
- Switching Frequency: 100kHz~1MHz
 SYNC In/Out Capability
- Soft-Start or Voltage Tracking
- 0.8V±1% Reference Voltage
- Minimum On-Time: 60ns typical
- Minimum Off-Time: 200ns typical
- Type III Voltage-Mode Control With Feedforward
- High Gain-Bandwidth Error Amplifier
- Open-Drain Power Good Indicator
- Protection Features
 - Cycle-by-cycle Over current Protection
 - VIN Over voltage Protection
 - Input UVLO with Hysteresis
 - VCC and Gate UVLO Protection
 - Thermal Shutdown Protection with Hysteresis
 - Compact Package: QFN3.5x4.5-20

Applications

- Telecom Power Application
- RF Power Application
- Commercial Drone Application
- DSP Power Application





Figure 1. Typical Application



Pinout (Top View)



Top mark: **DXY**xyz (Device code: **DXY**, x=year code, y=week code, z= lot number code)

Pin Name	Pin Number	Pin Description
EN/UVLO	1	Enable and UVLO pin
RT	2	Switching frequency set pin. A resistor is connected to RT pin and set the operation frequency.
SS/TRK	3	Soft-start and voltage tracking pin. A capacitor is connected to set soft-start time.
COMP	4	Output of the internal error amplifier.
FB	5	Output Feedback Pin.
AGND	6	Analog ground.
SYNCOUT	7	Synchronization output. Logic output that provides a clock signal that is 180 °out-of phase with the high-side FET gate drive.
SYNCIN	8	Synchronization input pin.
NC	9	No electrical connection.
PGOOD	10	Power Good indicator.
ILIM	11	Current limit set and protection pin.
PGND	12	Power ground.
LÓ	13	Low side MOSFET gate driver pin.
VCC	14	Power supply pin.
EP	15	Exposed pad of the package.
NC	16	No electrical connection.
BST	17	Bootstrap supply for the high-side gate driver.
НО	18	High side MOSFET gate driver pin.
LX	19	Inductor pin. Connect this pin to the switching node of inductor.
VIN	20	Voltage supply for VCC LDO regulator and VIN protection pin.
EP	-	Exposed pad of the package.


AN_SQ33065 Rev. 0.1 © 2021 Silergy Corp.

Silergy Corp. Confidential- Prepared for Customer Use Only All Rights Reserved.

2



Block Diagram





------ -40 °C to 125 °C

4

Absolute Maximum Ratings

VIN, EN/UVLO, PGOOD	Absolute Maximum Voltage (Note 1)	
ILIM -0.3V to 95V VCC, SYNCIN -0.3V to 14V BST to LX -0.3V to 14V FB, COMP, SS/TRK, RT -0.3V to 6V BST -0.3V to 105V Package Thermal Resistance (Note 2) -0.3V to 105V Power Dissipation max, @ TA=25 °C QFN3.5x4.5-20 -0.3V to 105V Package Thermal Resistance (Note 2) -0.3V to 105V Power Dissipation max, @ TA=25 °C QFN3.5x4.5-20 -0.3V to 105V Unction Temperature Range -0.3V to 105V Junction Temperature Range -0.3V to 105V Lead Temperature (Soldering, 10 sec.) -260 °C Storage Temperature Range -65 °C to 150 °C Recommended Operating Conditions (Note 3) -65 °C to 75V		
VCC, SYNCIN	LX	
BST to LX	ILIM	
FB, COMP, SS/TRK, RT		
BST		
Package Thermal Resistance (Note 2) Power Dissipation max, @ TA=25 $\ C QFN3.5x4.5-20$		
Power Dissipation max, @ TA=25 °C QFN3.5x4.5-20 3.3W ΘJA 38 °C/W ΘJC(top) 21 °C/W Junction Temperature Range 150 °C Lead Temperature (Soldering, 10 sec.) 260 °C Storage Temperature Range -65 °C to 150 °C Recommended Operating Conditions (Note 3) -65 °C to 75V	BST	
ΘJA	Package Thermal Resistance (Note 2)	
$\Theta_{JC(top)}$ 21 °C/W Junction Temperature Range 150 °C Lead Temperature (Soldering, 10 sec.) 260 °C Storage Temperature Range -65 °C to 150 °C Recommended Operating Conditions (Note 3) VIN	Power Dissipation max, @ TA=25 °C QFN3.5x4.5-20	3.3W
Junction Temperature Range	θ _{JA}	38 °C/W
Storage Temperature Range	θ _{JC(top)}	21 °C/W
Storage Temperature Range	Junction Temperature Range	150 °C
Storage Temperature Range	Lead Temperature (Soldering, 10 sec.)	260 °C
VIN 6V to 75V	Storage Temperature Range	
VIN 6V to 75V		
VIN 6V to 75V VCC 8V to 13V	Recommended Operating Conditions (Note 3)	and the second s
VCC 8V to 13V	VIN	6V to 75V
	VCC	8V to 13V

10

Electrical Characteristics

Junction Temperature Range ------

(V_{IN}=48V, V_{EN/UVLO}=1.5V, R_{RT}=25kΩ, Tj=25°C, unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Vin Input Supply& Vin Protec	ction(OVP)	\mathcal{N}				
VIN Voltage Range	VIN		6		75	V
Operating Input Current, not Switching	I _{Q-RUN}	$V_{EN/UVLO} = 1.5V, V_{SS/TRK} = 0V$		1		mA
Standby Input Current	I _{Q-STBY}	$V_{EN/UVLO} = 1V$		0.4		mA
Shutdown Input Current	IQ-SDN	$V_{EN/UVLO} = 0V, V_{VCC} < 1V$		10		μΑ
VIN OVP	VIN_OVP			88		V
VIN OVP Hysteresis	VIN_OVP_hys			6		V
VCC Regulator						
VCC Regulation Voltage	Vvcc	$\label{eq:VSS/TRK} \begin{array}{l} V_{SS/TRK} = 0V, 9V \leq V_{VIN} \leq \\ 75V, 0mA < I_{VCC} \leq 20mA \end{array}$		7.5		V
VIN to VCC Dropout Voltage	Vvcc-ldo	$V_{IN} = 6 V, V_{SS/TRK} = 0 V,$ $I_{VCC} = 20 \text{ mA}$		0.25		v
VCC Short-circuit Current	ISC-LDO	$V_{SS/TRK} = 0V, VCC = 6V$		50		mA
VCCUVLO Threshold	VUVLO_H	VCC rising		4.75		V
VCCUVLO Hysteresis	VUVLO_HYS	Rising threshold – falling threshold		250		mV
Minimum External Bias Supply Voltage	V _{VCC-EXT}	Voltage required to disable VCC regulator	8			V
External VCC Input Current, not Switching	Ivcc	$V_{SS/TRK} = 0V, V_{VCC} = 13V$		1		mA
Enable And Input UVLO						
Shutdown to Standby Threshold	V _{SDN}	V _{EN/UVLO} rising		375		mV

Silergy Corp. Confidential- Prepared for Customer Use Only All Rights Reserved.



Shutdown Threshold		EN/UVLO rising – falling				
Hysteresis	V _{SDN-HYS}	threshold		35		mV
Standby to Operating	V _{EN}	V _{EN/UVLO} rising		1.2		V
Threshold	V EN	V EN/UVLO HISHIG		1.2		v
Standby to Operating	IEN-HYS	$V_{EN/UVLO} = 1.5 V$		10		uA
Hysteresis Current	LINIIIS	VEVOVEO = 1.5 V		10		uri
Error Amplifier						
FB Reference Voltage	V _{REF}	FB connected to COMP		800		mV
FB Input Bias Current	IFB-BIAS	$V_{FB} = 0.8V$		0		uA
COMP Output High Voltage	V _{СОМР-ОН}	$V_{FB} = 0V$, COMP sourcing 0.5mA		4.2		V
COMP Output Low Voltage	V _{COMP-OL}	COMP sinking 0.6mA		0.45	\mathbf{O}	V
DC Gain	AVOL			100		dB
Unity Gain Bandwidth	GBW			6.6		MHz
Soft Start and Voltage Tracki	ng			\sim		
SS/TRK Capacitor Charging	т	$\mathbf{N} = 0\mathbf{N}$		10	Y	
Current	I _{SS}	$V_{SS/TRK} = 0V$		10		uA
SS/TRK Discharge FET	R _{SS}	$V_{EN/UVLO} = 1V, V_{SS/TRK} =$		28		Ω
Resistance		0.1V				22
SS/TRK to FB Offset	V _{SS-FB}			0		mV
SS/TRK Clamp Voltage	VSS-CLAMP	$V_{SS/TRK}-V_{FB}, V_{FB}=0.8V$		120		mV
POWER GOOD INDICATOR	R		~OY			
FB Upper Threshold for	РСитн	% of V V rising		108.000/		
PGOOD High to Low	PGUTH	% of V_{REF} , V_{FB} rising	· · ·	108.00%		
FB Lower Threshold for	PGLTH	% of V _{REF} , V _{FB} falling	-	92.00%		
PGOOD High to Low	FOLTH	% Of V REF, V FB failing		92.00%		
PGOOD Upper Threshold	PG _{HYS_U}	% of V _{REF}		3.00%		
Hysteresis	T OHYS_U	70 OI V REF		5.0070		
PGOOD Lower Threshold Hysteresis	PG _{HYS_L}	% of V _{REF}		2.00%		
PGOOD Rising Filter	T _{PG-RISE}	FB to PGOOD rising edge		33		μs
PGOOD Falling Filter	TPG-FALL	FB to PGOOD falling edge		33		μs
PGOOD Low State Output		XY				•
Voltage	V _{PG-OL}	$V_{FB} = 0.9 \text{ V}, \text{ I}_{PGOOD} = 2 \text{ mA}$		170		mV
PGOOD High State Leakage		$V_{} = 0.9 V_{} V_{} = 12 V_{}$		50		-
Current	Ірд-он	$V_{FB} = 0.8V, V_{PGOOD} = 13V$		30		nA
Switching Frequency						
Oscillator Frequency – 1	Esw1	$R_{RT} = 100 k\Omega$		100		kHz
Oscillator Frequency – 2	Fsw ₂	$R_{RT} = 25k\Omega$		400		kHz
Oscillator Frequency – 3	Fsw3	$R_{RT} = 12.5 k\Omega$		740		kHz
Synchronization Input and O	itput					
SYNCIN External Clock		% of nominal frequency set	2004		500/	
Frequency Range	F _{SYNC}	by R _{RT}	-20%		50%	
Minimum SYNCIN Input	V		n			17
Logic High	V _{SYNC-IH}		2			V
Maximum SYNCIN Input	V _{SYNC-IL}				0.8	V
Logic Low					0.8	v
SYNCIN Input Resistance	R _{SYNCIN}	$V_{\text{SYNCIN}} = 3 V$		23		kΩ
SYNCIN Input Minimum Pulse Width	TSYNCI-PW	Minimum high state or low state duration	50			ns
SYNCOUT High State Output		$I_{\text{SYNCOUT}} = -1 \text{ mA}$	2			
Voltage	Vsynco-oh	(sourcing)	3			V
SYNCOUT Low State Output	V _{SYNCO-OL}	$I_{SYNCOUT} = 0.4 \text{ mA}$			0.4	V
Voltage	V STINCO-OL	(sinking)			0.4	v
Delay from HO Rising to	TSYNCOUT	$V_{SYNCIN} = 0 V,$		$T_{s}/2 - 200$		ns
SYNCOUT Leading Edge	131NC001	$T_S = 1/F_{SW}$, Fsw set by R_{RT}		15/2 200		115



Dolou from SVNCINI L J'					
Delay from SYNCIN Leading Edge to HO Rising	T _{SYNCIN}	50% to 50%	20	0	ns
Bootstrap Diode and Under Vo	ltage Threshold	l			
Diode Forward Voltage, VCC	V	VCC to BST, BST pin	0.	0	v
to BST	VBST-FWD	sourcing 20 mA	0.	8	v
BST to LX Quiescent Current,	IQ-BST	$V_{SS/TRK} = 0V,$	40)	uA
not Switching	IQ-BS1	$V_{LX} = 48V, V_{BST} = 54V$,	uЛ
BST to LX under Voltage Detection	VBST-UV	V _{BST} – V _{LX} falling	3.	2	V
BST to LX under Voltage Hysteresis	V _{BST-HYS}	$V_{BST} - V_{LX}$ rising	0.3	36	V
PWM CONTROL	I			0	
Minimum Controllable on-		$V_{BST} - V_{LX} = 7 V,$			
time	Ton(MIN)	HO 50% to 50%	60		ns
Minimum off-time	Toff(MIN)	$V_{BST} - V_{LX} = 7 V$,	20	0	ns
	- 011 (((m)))	HO 50% to 50%			
	DC _{100kHz}	$F_{SW} = 100 \text{ kHz},$	97	%	
Maximum Duty Cycle		$6 V \le V_{VIN} \le 60 V$ Fsw = 400 kHz,			
	DC400kHz	FSW = 400 kHz, 6 V \leq V _{VIN} \leq 60 V	90	%	
Ramp Valley Voltage (COMP					
at 0%duty cycle)	V _{RAMP(min)}		30	0	mV
PWM Feedforward Gain (VIN / VRAMP)	k _{FF}	$6 \text{ V} \le \text{V}_{\text{VIN}} \le 75 \text{ V}$	1:	5	V/V
OVERCURRENT PROTECT	(OCP) – VALL	EY CURRENT LIMITING	¥		
ILIM Source Current,		Low voltage detected at			
RSENSE Mode	I _{RS}	ILIM	10	0	uA
ILIM Source Current,	т	LX voltage detected at	20	0	
RDS(on) Mode	Irdson	ILIM, $T_J = 25$ °C	20	0	uA
ILIM Current Tempco	IRSTC	R _{DS-ON} mode	450	00	ppm/ °C
ILIM Current Tempco	Irdsontc	Rsense mode	0	1	ppm/ °C
ILIM Comparator Threshold at ILIM	VILIM-TH		0		mV
SHORT-CIRCUIT PROTECT	(SCP) – DUTY	CYCLE CLAMP	L I	I	
Clamp Offset voltage – no					
current Limiting	VCLAMP-OS	CLAMP to COMP steady state offset voltage 0	0.2+V	IN/75	V
current Liniting		CLAMP voltage with			
Minimum Clamp Voltage	VCLAMP-MIN	continuous current limiting	0.3+VI	N/150	v
initiation champ voltage		$0.3 + V_{VIN}/150$	0.0171	1,100	
HICCUP MODE FAULT PRO	TECTION				
meetr model racht rac		Cleak avalag with assess			
Hiccup Mode Activation	CHICC-DEL	Clock cycles with current limiting before hiccup off-	12	8	cycles
Delay	CHICC-DEL	time activated	12	0	cycles
		Clock cycles with no			
Hiccup Mode off-time after	CHICCUP	switching followed by	819	92	cycles
Activation	-meeor	SS/TRK release			- ,
DIODE EMULATION			. 1		ч
		ZCD threshold measured at			
Zero-cross Detect (ZCD) Soft-	Vzcd-ss	LX pin 50 clock cycles	0		mV
start Ramp		after first HO pulse			
Zaro gross Datast Dis-hl-		ZCD threshold measured at			
Zero-cross Detect Disable Threshold(CCM)	Vzcd-dis	LX pin 1000 clock cycles	20	0	mV
	1	after first HO pulse			
Threshold (eent)		and mist no puise			
Diode Emulation Zero-cross Threshold	V _{DEM-TH}	Measured at LX with V_{LX} rising	0		mV

Silergy Corp. Confidential- Prepared for Customer Use Only All Rights Reserved.

6



Gate Driver					
HO High-state Resistance, HO to BST	Rho-up	$V_{BST} - V_{LX} = 7 V,$ $I_{HO} = -100 \text{ mA}$	1.8		Ω
HO Low-state Resistance, HO to LX	Rho-down	$\label{eq:VBST} \begin{array}{l} V_{BST}-V_{LX}=7\ V,\\ I_{HO}=100\ mA \end{array}$	0.7		Ω
LO High-state Resistance, LO to VCC	RLO-UP	$\label{eq:BST} \begin{split} V_{BST} - V_{LX} &= 7 \ V, \\ I_{LO} &= -100 \ mA \end{split}$	1.8		Ω
LO Low-state Resistance, LO to PGND	RLO-DOWN	$\label{eq:VBST} \begin{split} V_{BST} - V_{LX} &= 7 \ V, \\ I_{LO} &= 100 \ mA \end{split}$	0.7		Ω
HO, LO Source Current	I _{HOH} , I _{LOH}	$V_{BST} - V_{LX} = 7 V,$ HO = LX, LO = AGND	2.3	Ś	A
HO, LO Sink Current	I _{HOL} , I _{LO} L	$V_{BST} - V_{LX} = 7 V,$ HO = BST, LO = VCC	3.9	2	A
THERMAL SHUTDOWN					
Thermal Shutdown Threshold	T _{SD}	T _J rising	160 📏		°C
Thermal Shutdown Hysteresis	T _{SD-HYS}		18	>	°C
Switching Characteristics					
HO, LO Rise Times	T _{HO-TR} _T _{LO-} Tr	$V_{BST} - V_{LX} = 7 V, C_{LOAD} = 1 nF, 20\% to 80\%$	S T	1	ns
HO, LO Fall Times	T _{HO-TF} _T _{LO-} TF	$V_{BST} - V_{LX} = 7 V, C_{LOAD} = 1 nF, 80\% to 20\%$	4	1	ns
HO Turn on Dead Time	Tho-dt	$V_{BST} - V_{LX} = 7 \text{ V}, \text{ LO off}$ to HO on, 50% to 50%	25	1	ns
LO Turn on Dead Time	TLO-DT	$V_{BST} - V_{LX} = 7 V$, HO off to LO on, 50% to 50%	25	1	ns

Note 1: Stresses beyond the listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may remain possibility to affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at $T_A=25$ (Con a high effective four layer PCB with thermal via according with JESD 51-2, -5, -7 measurement standard.

Note 3: The device is not guaranteed to function outside its operating conditions.



Operation Principles

Input Voltage

SQ33065 adopts wide range input voltage, varying from 6V to 75V. It also samples V_{in} value to realize V_{in} feedforward to remove V_{in} impact on voltage loop compensation.

A resistor R_{VIN} (2.2 Ω) and a capacitor C_{VIN} (100pF) is recommended to added on Vin pin to filter the noise, as shown in Fig 3.





Fig 3. Vin Pin Connection

Power Supply VCC

In SQ33065, a LDO is connected to V_{in} to generate VCC voltage, providing internal logic power and gate driver power. If V_{in} >7.5V, output of LDO (VCC) is 7.5V. If V_{in} <7.5V, VCC will follow Vin with a small voltage drop. The maximum LDO (VCC) current ability is 50mA and it can support high power application. Usually a 2.2uF capacitor is needed to connect VCC and PGND.

There is large power loss, $(V_{in}-7.5)*I_{VCC}$, on LDO if V_{in} is larger than VCC (7.5V) too much. Thus, VCC can be connected to output voltage or auxiliary voltage (8V~13V), using a diode to decrease power loss on SQ33065, as shown in Fig 4. If SQ33065 detects VCC is higher than 8V, it will turn off internal LDO to decrease power loss on it. Under this condition, a diode is also needed to avoid reverse current if $V_{in} < V_{AUX}$ or V_{out} .




EN Resistor Setting

SQ33065 can set programmable EN/UVLO voltage with user-defined hysteresis.

AN_SQ33065 Rev. 0.1 © 2021 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 8 All Rights Reserved.

When EN pin is higher than 0.4V and lower than 1.2V, SQ33065 enters standby mode. Under standby mode, internal LDO is working and SS/TRK pin is pull down to zero with no switching. When EN pin is higher than V_{EN_on} =1.2V, SQ33065 is in normal operation mode and a I_{EN_HYS} =10uA current flows out of EN pin to generate Hysteresis off voltage.

R_{EN1}&R_{EN2} are used to set EN/UVLO voltage. V_{in_on} is SQ33065 working V_{in} pin voltage and V_{in} of is stopping working voltage. Use equation:



In some application, a remote signal is used to control SQ33065. In this application, a resistor $R_1(100\Omega)$ is recommended to added on EN pin to avoid voltage spike caused by L_{line} .




Fig 6. Remote Control Circuit

Frequency setting

A resistor is must needed on RT pin to set internal basic operation frequency, $f_{\rm RT}$, as shown in Fig 7. The switching frequency range is from 100 kHz to 1 MHz.




Fig 7. Frequency Set

The switching frequency, f_s , can be calculated by



equation below:

$$f_{s}(kHz) = f_{RT}(kHz) = \frac{10^{-7}}{0.093R_{vT}(k\Omega) + 0.14}$$

Synchronization and DCM&CCM Selection

SQ33065 can implement synchronization by SYNCIN pin. The external clock signal added on SYNCIN pin should satisfy requirements below: Frequency range: 100 kHz~1MHz,

 $-20\% f_{\rm RT} \sim +50\% f_{\rm RT}$

Maximum voltage amplitude: 13V Minimum pulse width: 50ns




Fig 8. Synchronization Function Waveform SYNCIN pin can also be used to select DCM (discontinuous conduction mode) & CCM (continuous conduction mode).

If SYNCIN is higher than 2V, it operates under CCM. The IC also operates under CCM if synchronization is used. Take internal resistor R_{SYNCIN} into consideration to make sure high level voltage of SYNCIN is larger than 2V if divided resistor is used here.

If SYNCIN is connected to GND, SQ33065 operates under DCM. The floating SYNCIN pin is not recommended.

When SQ33065 operates under DCM, LX will use zero crossing detection to determine if LO should be turn off. Under light load or no load condition, the power loss will decrease if SQ33065 works under DCM, however the light load transient will be slower.

DCM is also applied during start-up to prevent reverse current, whatever SYNCIN is high or low voltage. Finally, DCM changes to CCM gradually if SYNCIN is high level or it operates under synchronization.




Fig 9. CCM&DCM Selection Soft Start&Tracking Function

When EN pin is above 1.2V, a 10uA current flows out of SS/TRK pin to charge external capacitor. This can control amplifier's reference voltage to program soft start time. The C_{SS} can be set by using the equation:



 t_{SS} is set soft start time, I_{SS} =10uA, V_{REF} =0.8V. Minimum C_{SS} capacitance is 2.2nF.






Fig 10. Tracking and PGOOD Function Waveform Customers can also connect a signal to SS/TRK pin to let output voltage track the added control signal. The typical waveform of V_{out} , SS/TRK, PGOOD is shown in Fig 10.

The control signal can be divided output voltage of master or a voltage source. The circuit of two tracking configurations following a master is shown in Fig 11.





AN_SQ33065 Rev. 0.1 © 2021 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 9 All Rights Reserved.



PGOOD Indicator

PGOOD pin is used to reflect output voltage state, by detecting FB voltage as shown in Fig 10. When the FB voltage exceeds 94% V_{REF} , with 2% hysteresis, the switch S_{PGOOD} turns off and when the FB voltage exceeds 108% V_{REF} , the switch S_{PGOOD} turns on, pulling PGOOD low, with 3% hysteresis. The switch S_{PGOOD} turn on or turn off delay time is 25 µs.

PGOOD pin can be used as shown in Fig 12. PGOOD pin should be connected to a resistor, $10k\Omega \sim 100k\Omega$, and pull up to a DC voltage, usually VCC pin. When PGOOD is pull up to the DC voltage, it means output has been established. Then, PGOOD can be connected to next system to indicator if V_{out} has been established.




Fig 12. PGOOD Controlling EN/UVLO Type-III Voltage Mode Control (COMP&FB)

SQ33065 adopts voltage-mode control, Type-III circuit, compensation with feed-forward, $k_{FF}=15V/V$. It has two zeros and three poles to compensate zeros and poles caused by the systems. COMP pin is output of error amplifier, of which gain and bandwidth are both extremely large. FB pin is output voltage feed back pin, connected to negative input of the amplifier. The positive input of the amplifier is precise 800mV reference voltage. The detailed design method will be presented later.

Gate Driver

SQ33065 has at least 2A source current and 3A sink current, so it can be used in large current application, where Q_g is large or even two MOSFETs are used in parallel. The large current ability means fast turn on turn off speed and switching loss can be reduced. The maximum voltage of LO is VCC voltage and VCC supplies the LO power. VCC also charges a external 0.1uF BST_LX capacitor, through integrated bootstrap diode, which supplies HO power. Thus, the maximum voltage of HO is VCC minus V_{BST-FWD} and V_{BST-FWD} is bootstrap diode voltage drop.

Adaptive dead time is used in switching interval to avoid shoot through.

Programmable OCP

SQ33065 can set programmable OCP as circuit below. In Fig 13(a), voltage drop on R_{dson} is sampled, without any extra power loss, while in Fig 13(b), a sampling resistor is needed and voltage across it is sampled. SQ33065 compares the ILIM pin voltage with internal reference each duty cycle to determine if I_L exceeds set OCP threshold.




Fig 13(b). Programmable OCP Rsense Mode Under different implementations, OCP current I_{ILIM} through ILIM pin is different. $I_{LIM_Rds_on}$ =200uA @25 °C, which incorporates a TC of +4500 ppm/°C, in Fig 13(a) R_{ds_on} mode and I_{LIM_RS} =100uA and it will not change @-25 °C~125 °C in Fig 13(b) R_{sense} mode. A resistor R_{ILIM} is connected between ILIM pin and sampling point. The R_{ILIM} can be set as equation below:

$$R_{ILIM} = \begin{cases} \frac{(I_{OUT} - \Delta I_{L} / 2)R_{ds_on} Q^2}{I_{LIM_Rds_on}}, R_{ds_on} \text{ mode} \\ \frac{(I_{OUT} - \Delta I_{L} / 2)R_{S}}{I_{LIM_RS}}, R_{sense} \text{ mode} \end{cases}$$

In order to avoid voltage ring impact, a capacitor C_{ILIM} connected between ILIM to PGND is essential. Approximately 6 ns of $R_{ILIM} \cdot C_{ILIM}$ is recommended.








Fig 14 shows the OCP logic, CLAMP is internal signal which is used to limit large inductor current when output shorts, RAMP is PWM waveform. If the over current condition that OCP signal is high level when SQ33065 detects inductor current, lasts for 128 continuous clock cycles, OCP is triggered and SS is pulled low for 8192 clock cycles. Then SQ33065 enters auto recovery state.

Thermal Shutdown

SQ33065 monitors die temperature under normal operating mode. Once die temperature rises above internal OTP threshold, IC will stop switching. If die temperature is lower than hysteresis temperature, SQ33065 enters auto recovery state.

Power Stage Design Guide

Inductor calculation

Choose the inductance to provide the desired ripple current ΔI_L , between 30% and 40% of the maximum DC output current at nominal input voltage. The inductance is calculated as:



The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency. When SQ33065 operates under maximum or large duty, voltage drop on DCR of the inductor should be considered. Check the datasheet of the inductor whether its saturation current is higher than inductor peak current under OCP.

Output Capacitors

Output capacitor C_{OUT} filters the inductor ripple current and stores the energy supplying to the load. Therefore, both steady state ripple and transient requirements must be taken into consideration when select the capacitor. Capacitance is selected as equation below:

$$C_{out} \ge \frac{\Delta I_{L}}{8f_{s}\sqrt{\Delta V_{out}^{2} - (R_{ESR}\Delta I_{L})^{2}}}$$
$$C_{out} \ge \frac{L_{F}\Delta I_{out}^{2}}{(V_{out} + \Delta V_{overshoot})^{2} - V_{out}^{2}}$$

Tantalum and electrolytic capacitors supply a large bulk capacitance to store energy while ceramic capacitors are usually added due to its low ESR to reduce the output voltage ripple.

Input Capacitors

Input capacitor C_{in} is necessary to reduce input voltage ripple. X5R or X7R ceramic capacitors are recommended to provide low input impedance. The input capacitance is calculated as below:

$$C_{in} > \frac{D(1-D)I_{out}}{f_s(\Delta V_{in} - R_{ESR}I_{out})}$$

Power MOSEET

MOSFET selection is important in DCDC converter design. The low R_{dson} of MOSFET can bring low conduction loss to achieve high efficiency. While low R_{dson} MOSFET has large Q_g , which leads to more switching loss. It is a trade-off to select suitable R_{dson} and Q_g . Low thermal resistance is also needed and it can make power loss result in low temperature. Besides, maximum current and voltage should be satisfied.

MOSFET power losses are calculated below, where suffixes 1 and 2 represent high-side and low-side MOSFET parameters, respectively.

1. Conduction loss

$$\begin{split} P_{cond} = & D(I_{out}^2 + \Delta I_L^2 / 12) R_{dson1} + (1 - D)(I_{out}^2 + \Delta I_L^2 / 12) R_{dson2} \\ \text{2. Switching loss} \end{split}$$

 $P_{sw} = V_{in} f_s (I_{Lmin} t_r + I_{Lmax} t_f)$

 $t_{\rm f}$ and $t_{\rm f}$ are LX rising and falling time. Only high-side MOSFET switching loss is calculated and low-side MOSFET switching loss is negligible.

3. Gate driver loss

$P_{gate} = V_{CC} f_s(Q_{g1} + Q_{g2})$

The approximate calculation of gate driver loss is based on the MOSFET internal gate resistance, the added series gate resistance and the SQ33065 internal driver resistance.

4. Output charge loss

 $P_{coss} = f_s(V_{in}Q_{oss2} + E_{oss1} - E_{oss2})$

 E_{oss1} is the energy stored in C_{oss1} and dissipated at turn on, but this is offset by the stored energy E_{oss2} on $C_{oss2}.$

5. Body diode conduction loss

```
P_{diode\_cond} = V_{F2} f_s(I_{Lmin} t_{dt1} + I_{Lmax} t_{dt2})
```

Silergy Corp. Confidential- Prepared for Customer Use Only 11 All Rights Reserved.



 V_{F2} is body diode conduction voltage. Only low-side MOSFET body diode conduction loss is calculated.

6. Body diode reverse recovery loss

 $P_{RR} = V_{in} f_s Q_{RR2}$

 Q_{RR2} is low-side MOSFET body diode reverse recovery charge.

Voltage Loop Design Guide

Control Loop Compensation Design

SQ33065 use voltage-mode control, Type-III circuit, with $V_{\rm in}$ feedback forward, where two zeros and three poles are used in compensation. The control circuit is shown below.






Fig 15. Control Loop Circuit

One pole is located at the origin to achieve high DC gain. The second pole is added on $1/2f_s$ to suppress high frequency noise. The last pole is usually located at f_{ESR} , which is caused by ESR of output capacitor.

The two zeros are used to compensate LC resonance poles. The added poles and zeros are shown in picture below.





$$G_{vd}(s) = \frac{V_{in}(1 + \frac{s}{\omega_{ESR}})}{1 + \frac{s}{Q_0\omega_0} + \frac{s^2}{\omega_0^2}}$$

Where

$$\omega_0 = \frac{1}{\sqrt{L_F C_{out}}}$$
$$\omega_0 = \frac{1}{R_{ESR} C_{out}}$$
$$Q_0 = \frac{R_o}{\sqrt{L_F / C_{out}}}$$

AN SO33065

Following compensation in control toop circuit, there is a PWM comparator. The amplitude of the PWM is V_{in}/k_{FF} , V_{in} feed forward, and finally, the stability has nothing with V_{in} . The transfer function of PWM comparator is shown below.

$$G_{M}(s) = \frac{1}{V_{RAMP}} = \frac{k_{FF}}{V_{in}}$$

The compensator transfer function is shown below:

$$G_{c}(s) = K_{mid} \frac{(1 + \frac{\omega_{z1}}{s})(1 + \frac{s}{\omega_{z2}})}{(1 + \frac{s}{\omega_{p1}})(1 + \frac{s}{\omega_{p2}})}$$

The small signal open loop response of buck converter is the product of power stage, compensator and PWM comparator transfer functions:

$$T_{vd}(s) = G_{vd}(s)G_M(s)G_c(s)$$

$$= K_{mid} \frac{(1 + \frac{\omega_{z1}}{s})(1 + \frac{s}{\omega_{z2}})}{(1 + \frac{s}{\omega_{p1}})(1 + \frac{s}{\omega_{p2}})} \frac{1 + \frac{s}{\omega_{ESR}}}{1 + \frac{s}{Q_0\omega_0} + \frac{s^2}{\omega_0^2}} k_{FF}$$

In Fig 15, R_{FB1} $\&R_{FB2}$ are divider resistor and they determine the desired V_{out} .

Here provides a simplified compensator parameters design method:

1. R_{FB2}&R_{FB2} calculation:

=

RFB1 is selected for $1k\Omega{\sim}5k\Omega$ and R_{FB1} can be calculated:

$$R_{FB1}=R_{FB2}(V_{out}/V_{REF}-1)$$

2. Select ω_c and K_{mid} calculation

 $\omega_{\rm c}$ is crossing radian frequency and usually:

$$\omega_{\rm c} = 1/10 \sim 1/5 \,\omega_{\rm c}$$

 K_{mid} (mid-frequency gain) can be calculated approximatively:

$$K_{mid} = \omega_c / (\omega_0 k_{FF})$$

 k_{FF} =15 is SQ33065 feedforward parameter. R_2 can be calculated:

3.
$$\omega_{z1} \& \omega_{z2}$$
 calculation

AN_SQ33065 Rev. 0.1 © 2021 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 12 All Rights Reserved.



These zeros are needed to cancel the LC oscillation peak and their value can be selected as below:

$\omega_{z_1}=0.5\,\omega_0,\ \omega_{z_2}=\omega_0$

Usually output capacitor has serial parasitic resistor and a zero is located at $R_{ESR}C_{out}$. A pole is needed here to reduce ESR impact. Final pole is usually located at $\omega_s/2(\omega_s=2\pi f_s)$ to restrain switching frequency influence: $\omega_{p1}=\omega_{ESR}, \ \omega_{p2}=\omega_s/2$

4. Compensator resistor and capacitor calculation Once poles and zeros' value are determined, in compensator, these poles and zeros are fabricated by the resistor and capacitors and can be calculated as below:

$$C_2=1/\omega_{z1}R_2, C_3=1/\omega_{p2}R_2$$

 $C_1=1/\omega_{z2}R_{FB1}, R_1=1/\omega_{p1}C_1$

Referring to Fig 15, the phase margin, Φ_M , is the difference between the loop phase at ω_c and -180° . Usually, 50° to 70° Φ_M in design is considered ideal.

EMI Filter Design Guide




Fig 17. Buck EMI Filter

The EMI filter design steps are as follows: 1. Calculate the required attenuation of the EMI filter at the switching frequency

Attn =
$$20 \log(\frac{I_{peak} \cdot 1\mu V}{\pi^2 f_s C_{in}}) \sin(\pi D_{max}) - V_{max}$$

Vmax is the allowed $dB\mu V$ noise level for the applicable EMI standard.

2. Input filter inductor L_{IN} is usually selected between 1 ~10 μ H. It can be lower to reduce losses in a high current design;

3. Calculate input filter capacitor C_F

$$\mathbf{C}_{\mathrm{F}} = \frac{1}{\mathrm{L}_{\mathrm{IN}}} \left(\frac{10^{\frac{|\mathrm{Attn}|}{40}}}{2\pi f_{\mathrm{s}}} \right)^{2}$$

The output impedance of the EMI filter must be extremely small and the EMI filter does not affect the loop gain of the buck converter. The resonant frequency of the EMI filter is:

$$f_{\rm res_filter} = \frac{1}{2\pi\sqrt{L_{\rm IN}C_{\rm F}}}$$

 R_D is used to reduce the peak output impedance at f_{res_filter} to reduce EMI filter impact on loop gain of the buck

AN_SQ33065 Rev. 0.1 © 2021 Silergy Corp. converter. C_D blocks the DC component of the input voltage to avoid power loss in R_D . C_D should have lower impedance than R_D at f_{res_filter} with a capacitance value greater than that of the input capacitor C_{IN} : $C_D \ge 4C_{IN}$

Select the damping resistor R_D:

 $R_{\rm D} = \sqrt{\frac{L_{\rm IN}}{C_{\rm IN}}}$

Layout Considerations

A proper PCB design must follow the below guidelines: (a) To achieve a good EMI performance and to reduce the switching frequency voltage ripples, the output of the EMI rectifier should be connected to the C_{IN} capacitor first, then to the switching circuit.

(b) The inductor should be connected to the C_{OUT} capacitor first, and then to the load for a small output voltage ripples.

(c) The LX switching node being short, wide and small is benefit to EMI. The parasitic inductor here should be as small as possible to decrease LX peak ringing amplitude, which may be exceed maximum voltage stress of MOSFET. If the LX peak ringing amplitude is excessive, the snubber between LX and GND is needed (d) Input capacitors, output capacitors, inductors and MOSFETs are placed on the top side of the PCB for a good cooling environment.

(e) The circuit loop of all switching circuit should be kept as small as possible to decrease disturbance as shown in Fig. 18: High-side&Low-side power loop, High-side&Low-side driver circuit loop.

(f) C_{BST} and C_{VCC} should be as close as possible to the IC to minimize the loop. High-side&Low-side driver circuit loops are also should be small. Placing a 2 Ω to 10 Ω resistor in series with CBST to slows down high-side MOSFET turn on speed can reduce the LX peak ringing amplitude.




Fig 18. Switching Loop in Buck

(g) Small signal ground should be different part with power ground to avoid noise from power stage. COMP, FB, RT, ILIM, SS/TRK, SYNCIN pin should be away

Silergy Corp. Confidential- Prepared for Customer Use Only 13 All Rights Reserved.

Downloaded From Oneyac.com



from LX, BST, HO, LO pin to avoid disturbances. Use internal layer as ground plane if possible.


(h) The distance between LX and ILIM pin where ILIM resistor is set should be as close as possible.


(i) Connect the PGND pin to the system ground plane using an array of vias under the exposed pad. Connect





QFN3.5×4.5 -20 Package Outline & PCB Layout Design








Taping & Reel Specification

1. QFN3.5×4.5-20 taping orientation



3. Others: NA

单击下面可查看定价,库存,交付和生命周期等信息

>>SILERGY(矽力杰)