

SWR15P06

-60V

60V Single P-Channel Enhancement-Mode MOSFET

General Description

• Low gate charge.

• Uses advanced trench process technology.

• Use in PWM applications

Product Summary


• BV_{DSS}

• $R_{DS(on)}$ @VGS = -10V < 90m Ω

• $R_{DS(on)}$ @VGS = -4.5V < 115m Ω

TO-252 D-PAK





Absolute Maximum Ratings (T_A = 25°C unless otherwise noted)

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	-60	V
Gate-Source Voltage	V_{GS}	±20	V
Drain Current (T _A =25°C)		-15	Α
Drain Current (T _A =75°C)	I _D	-8.5	Α
Pulsed Drain Current ^a	I _{DM}	-25	Α
Power Dissipation ^b (T _C =25°C)		24	W
Power Dissipation ^b (T _A =25°C)	P _D	2.5	W
Junction and Storage Temperature Range	$T_{J_i} T_{STG}$	-55 ~ +150	°C

Thermal Characteristics

Parameter	Symbol	Maximum	Units
Junction-to-Ambient ^a (t ≤ 10s)	D	25	°C/W
Junction-to-Ambient ^{a,d} (Steady-State)	$R_{ heta JA}$	62	°C/W
Junction-to-Lead (Steady-State)	$R_{ heta JL}$	5	°C/W



SWR15P06

Electrical Characteristics (T _A = 25°C unless otherwise noted)						
Symbol	Parameter	Conditions	Min	Тур	Max	Units
Off Char	acteristics			•	•	
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0V , I _D = -250uA	-60			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -60V , V _{GS} = 0V			-1	uA
I _{GSS}	Gate-Body Leakage Current	V _{GS} = ±20V, V _{DS} = 0V			±100	nA
On Chara	acteristics		<u>.</u>			
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = -250$ uA	-2		-4	V
_ [Drain-Source On-State Resistance	V _{GS} = -10V , I _D = -10A		70	90	mΩ
$R_{DS(ON))}$		V _{GS} = -4.5V , I _D = -5A		85	115	mΩ
9 FS	Forward Transconductance	V _{DS} = -10V , I _D = -15A		15		S
Drain-So	urce Diode Characteristics		·			
V_{SD}	Diode Forward Voltage	V _{GS} = 0V , I _S = -15A			-1.3	V
Is	Maximum Body-Diode Continuous	Current			-15	Α
Dynamic	Characteristics		<u>.</u>			
C _{iss}	Input Capacitance	$V_{DS} = -30V$, $V_{GS} = 0V$ f = 1.0MHz		996		pF
Coss	Output Capacitance			92		pF
C _{rss}	Reverse Transfer Capacitance			73		pF
Switchin	g Characteristics					
Qg	Total Gate Charge			11.4		nC
Q _{gs}	Gate-Source Charge	$V_{DS} = -30V$, $I_{D} = -6A$ $V_{GS} = -10V$		1.5		nC
Q_{gd}	Gate-Drain Charge			6.3		nC
t _{D(ON})	Turn-On Delay Time	V_{DD} = -30V , ID = -6A V_{GS} = -10 V R_{GEN} = -3 ohm		8.8		ns
t _r	Turn-On Rise Time			18.5		ns
t _{D(OFF)}	Turn-Off Delay Time			43.5		ns
t _f	Turn-Off Fall Time			9.6		ns

a. Repetitive rating, Pulse width limited by junction temperature $T_{J(MAX)}$ =150 °C. Ratings are based on low frequency and duty cycles to keep initial T_J =25 °C

b. The power dissipation P_D is based on $T_{J(MAX)}$ =150 $^{\circ}C$, using \leqslant 10s junction-to-ambient thermal resistance.

c. The value of $R_{\theta JA}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A = 25°C. The value in any given application depends on the user's specific board design.

d. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to lead $R_{\theta JL}$ and lead to ambient.



Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.3 Forward Characteristics of Reverse




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.2 On-Resistance v.s Gate-Source




Fig.4 Gate-Charge Characteristics





Fig.6 Normalized R_{DSON} v.s T_J



Typical Characteristics






Fig.7 Capacitance









Fig.9 Normalized Maximum Transient Thermal Impedance




TO-252 D-PAK Package










SECTION C-C



COMMON DIMENSIONS (UNITS OF MEASURE=MILLIMETER)

	SYMBOL	MIN	NOM	MAX
	Α	2.20	2.30	2.38
	A1	0	_	0.10
A	A2	0.90	1.01	1.10
	Ь	0.72	_	0.85
	b1	0.71	0.76	0.81
	b2	0.72	_	0.90
	b3	5.13	5.33	5.46
	С	0.47	_	0.60
	c1	0.46	0.51	0.56
	c2	0.47	_	0.60
	D	6.00	6.10	6.20
	D1	5.25	_	1
	E	6.50	6.60	6.70
	E1	4.70	_	1
	е	2.186	2.286	2.386
	Н	9.80	10.10	10.40
	H	1.40	1.50	1.70
	L1		2.90REF	
	L1 L2 L3 L4 L5			
	L3	0.90	_	1.25
	L4	0.60	0.80	1.00
		0.15	_	0.75
	L6	1.80REF		
	θ	0°	_	8°
	θ 1 θ 2	5° 5°	7° 7°	9°
A	θ 2	5°	7°	9°

NOTES:

ALL DIMENSIONS REFER TO JEDEC STAND, TO-252 AA DO NOT INCLUDE MOLD FLAS OR PROTRUSIONS.

单击下面可查看定价,库存,交付和生命周期等信息

>>SiliconWisdom(矽睿半导体)