



30V Dual N-Channel Enhancement-Mode MOSFET

General Description	Product Summary	
• Low resistance.	$\bullet V_{DSS}$	30V
• Use as a load switch.	$\bullet R_{DS(on)}$ @ $V_{GS} = 10V$	$< 14m\Omega$
• Use in PWM applications	$\bullet R_{DS(on)}$ @ $V_{GS} = 4.5V$	$< 18m\Omega$


PDFN3X3-8L



Top View



Bottom View



Absolute Maximum Ratings ($T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current ($T_A=25^\circ C$)	I_D	8	A
Drain Current ($T_A=75^\circ C$)		4.5	A
Pulsed Drain Current ^a	I_{DM}	40	A
Avalanche Energy ($L= 0.1$ mH)	E_{AS}	25	mJ
Power Dissipation ^b ($T_A=25^\circ C$)	P_D	2	W
Power Dissipation ^b ($T_A=75^\circ C$)		1.2	W
Junction and Storage Temperature Range	T_J, T_{STG}	-55 ~ +150	°C


Thermal Characteristics

Parameter	Symbol	Maximum	Units
Junction-to-Ambient ^a ($t \leq 10s$)	$R_{\theta JA}$	42	°C/W
Junction-to-Ambient ^{a,d} (Steady-State)		62	°C/W
Junction-to-Lead (Steady-State)	$R_{\theta JL}$	4	°C/W

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)						
Symbol	Parameter	Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0\text{V}$, $I_D = 250\mu\text{A}$	30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 30\text{V}$, $V_{\text{GS}} = 0\text{V}$			1	μA
I_{GSS}	Gate-Body Leakage Current	$V_{\text{GS}} = \pm 20\text{V}$, $V_{\text{DS}} = 0\text{V}$			± 100	nA
On Characteristics						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = 250\mu\text{A}$	1.0	1.8	2.5	V
$R_{\text{DS(ON)}}$	Drain-Source On-State Resistance	$V_{\text{GS}} = 10\text{V}$, $I_D = 10\text{A}$		10	14	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}$, $I_D = 6\text{A}$		15	18	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{\text{DS}} = 5.0\text{V}$, $I_D = 12\text{A}$		35		S
Drain-Source Diode Characteristics						
V_{SD}	Diode Forward Voltage	$V_{\text{GS}} = 0\text{V}$, $I_S = 1.0\text{A}$			1.1	V
I_S	Maximum Body-Diode Continuous Current				40	A
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{\text{DS}} = 15\text{V}$, $V_{\text{GS}} = 0\text{V}$ $f = 1.0\text{MHz}$		940		pF
C_{oss}	Output Capacitance			132		pF
C_{rss}	Reverse Transfer Capacitance			111		pF
Switching Characteristics						
Q_g	Total Gate Charge	$V_{\text{DS}} = 15\text{V}$, $I_D = 15\text{A}$ $V_{\text{GS}} = 4.5\text{V}$		10.2		nC
Q_{gs}	Gate-Source Charge			4.3		nC
Q_{gd}	Gate-Drain Charge			3.5		nC
$t_{\text{D(ON)}}$	Turn-On Delay Time	$V_{\text{DD}} = 15\text{V}$, $I_D = 15\text{A}$ $V_{\text{GS}} = 10\text{V}$ $R_{\text{GEN}} = 3.3\text{ ohm}$		5		ns
t_r	Turn-On Rise Time			8		ns
$t_{\text{D(OFF)}}$	Turn-Off Delay Time			32		ns
t_f	Turn-Off Fall Time			4		ns


- a. Repetitive rating, Pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{C}$
- b. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using $\leq 10\text{s}$ junction-to-ambient thermal resistance.
- c. The value of $R_{\theta_{JA}}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ\text{C}$. The value in any given application depends on the user's specific board design.
- d. The $R_{\theta_{JA}}$ is the sum of the thermal impedance from junction to lead $R_{\theta_{JL}}$ and lead to ambient.

PDFN3x3-8L Package



SYMBOL	DFN3x3-8			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	0.80	1.00	0.031	0.039
A1	0.00	0.05	0.000	0.002
A3	0.10	0.25	0.004	0.010
b	0.24	0.35	0.009	0.014
D	2.90	3.10	0.114	0.122
D1	2.25	2.45	0.089	0.096
E	3.10	3.30	0.122	0.130
E1	2.90	3.10	0.114	0.122
E2	1.65	1.85	0.065	0.073
E3	0.56	0.58	0.022	0.023
e	0.65 BSC		0.026 BSC	
K	0.475	0.775	0.019	0.031
L	0.30	0.50	0.012	0.020

RECOMMENDED LAND PATTERN



UNIT: mm

单击下面可查看定价，库存，交付和生命周期等信息

>>[SiliconWisdom\(矽睿半导体\)](#)