10 to 60 MHz, ± 3 ppb Epoch Platform™ Precision OCXO





Description

The SiT5801 is the industry's smallest OCXO (9 mm x 7 mm) to offer ±3 ppb over-temp stability, ±0.02 ppb/°C typical frequency slope (dF/dT), and up to 6 hours of time holdover. It is the first OCXO to offer ±3 ppb and ±5 ppb stabilities over a temperature range as wide as -40°C to 95°C. Leveraging SiTime's unique temperature sensing technology and advanced CMOS design, it delivers excellent stability in the presence of environmental airflow, temperature stressors _ perturbation, vibration, shock, and electromagnetic interference (EMI).


The unique modular construction of SiT5801 enables an unmatched combination of class leading stability over temperature, phase noise, programmability, and temperature range all in a compact package. SiT5801 is designed for the best environmental resilience, delivering a precise time reference in the presence of airflow, temperature perturbation, vibration, shock, and electromagnetic interference (EMI).

The SiT5801's environmental robustness enables unmatched ease-of-use and reduces system manufacturing overhead:

- Highly flexible placement on the PCB
- Minimal shielding for thermal isolation

SiT5801 can be factory-programmed to any frequency between 10 MHz and 60 MHz.

9 mm x 7 mm Package



Features

- Any frequency between 10 MHz and 60 MHz
- ±3 ppb frequency stability over temperature
- ±0.02 ppb/°C frequency slope typical (F)
- Up to 95°C operating temperature range
- Up to 6 hours of holdover over 1.5 us
- 420 mW power consumption steady state
- 5E-12 ADEV at 10 second averaging time
- 2.5, 2.8, and 3.3 V supply voltages
- Digital frequency pulling (DCOCXO) via I²C/SPI
 - Up to ±400 ppm putl range
 - Frequency pull resolution down to 0.05 ppt (5e-14)
- Exceptional dynamic stability under airflow and rapid temperature changes
- Integrated regulators for on-chip power-supply noise filtering and excellent PSNR
- Resistant to shock and vibration
- Contact STime for ±1 ppb stability option and temperature range up to 105°C

Applications

4G/5G access and core networks

- 5G distribution units and 4G base stations
- Network switches and routers
- Hyperscale and edge datacenters
- Passive optical networks
- Time holdover and IEEE 1588 synchronization
- Time and Frequency Measurement

Package Pinout





Figure 2. Pin Assignments (Bottom view)







Notes:

- "-" corresponds to the default rise/fall time for regulated LVCMOS output as specified in Table 2 (Output Characteristics). Contact SiTime for other rise/fall time options for best EMI.
- 2. Bulk is available for sampling only.

Table 1. Ordering Codes for Supported Tape & Reel Packaging Method^[3]

o Device Size	24 mm T&R (<250 units)	24 mm T&R (250 units)	24 mm T&R (500 units)
9 mm x 7 mm	F	X	N

Notes: 3 10 unit minimum order quantity for tape and reel packaging.





Electrical Characteristics

All Min and Max limits are specified over temperature and rated operating voltage. Typical values are at 25°C and 3.3 V VDD. All measurements are specified with 8 pF load unless otherwise stated.

Table 2. Output Characteristics

Table 2. Output Characteris								
Parameters	Symbol	Min.	Тур.	Max.	Unit	Condition		
			Frequer	ncy Covera	ge			
Nominal Output Frequency Range	F_nom	10	-	60	MHz	Contact SiTime for higher frequency options		
			Tempe	rature Rang	ge			
Operating Temperature Range	T_oper	-20		+70	°C	Commercial, ambient temperature		
		-40	-	+85	°C	Industrial, ambient temperature		
		-40	-	+95	°C	Expanded industrial, ambient temperature		
			Freque	ency Stabili	ty			
Frequency Stability over	F_stab	_	-	±3	ppb	Over either operating temperature range (T_oper);		
Temperature		1	-	±5		referenced to (may frequency + min frequency)/2 over the temperature range.		
Initial Tolerance	F_init	_	±0.1	_	ppm	Initial frequency at 25°C at 48 hours after 2 reflows		
Supply Voltage Sensitivity	F_VDD	-	±0.1	_	ppb	Over operating temperature range (T_oper); VDD ±5%		
Output Load Sensitivity	F_load	_	±0.01	_	ppb	Over operating temperature (T_oper); Regulated LVCMOS		
	1 _ 1 = 1					output, 8 pF ±10%. Clipped sinewave, 10 kΩ 10 pF ±10%		
Frequency vs. Temperature Slope	ΔF/ΔΤ	-	±0.02	_	ppb/°C	±3 pp 1 requency stability over temperature, 0.5°C/min		
		-	±0.04	-	ppb/°C	t5 ppb frequency stability over temperature, 0.5°C/min temperature ramp rate, -40 to 95°C		
Dynamic Frequency Change during Temperature Ramp	F_dynamic	1	±0.16	-	ppts	±3 ppb frequency stability over temperature, 0.5°C/min temperature ramp rate, -40 to 95°C		
		ı	±0.33	- (ppt/s	±5 ppb frequency stability over temperature, 0.5°C/min temperature ramp rate, -40 to 95°C		
Hysteresis Over Temperature Contact SiTime for lower hysteresis	F_hys	-	±0.3	، رس	ppb	± 3 ppb frequency stability over temperature, 0.5°C/min ramp rate, defined as $\pm \Delta F/2$		
		-	±0.6		ppb	± 5 ppb frequency stability over temperature, 0.5°C/min ramp rate, defined as $\pm \Delta F/2$		
One-Day Aging	F_1d	ı	±0.4	y -	ppb	At 50°C, after 10-days of continued operation. Aging is measured with respect to day 11		
		-	\$0.3	-	ppb	At 50°C, after 30-days of continued operation. Aging is measured with respect to day 31		
One-Year Aging	F_1y	- 6	±48	-	ppb	At 50°C, after 2-days of continued operation. Aging is		
20-Year Aging	F_20y		±80	-	ppb	measured with respect to day 3		
		Regulate	ed LVCMOS	Output Ch	naracteris	tics		
Duty Cycle	DC	45	-	55	%			
Rise/Fall Time	Tr, Tf)	2.4	-	ns	20% - 80% VDD		
Output Voltage High	VOH	7 90	-	-	%	IOH = +3 mA, relative to VDD		
Output Voltage Low	o VOL)	-	-	4	%	IOL = -3 mA, relative to VDD		
	K	Clippe	d Sinewave	Output Ch	aracterist	ics		
Output Voltage Swing	V_out	0.8		1.2	V	Clipped sinewave output, 10 kΩ 10 pF ±10%		
Rise/Fall Time	Tr, Tf	15%	_	25%	1/F_nom	20% - 80% VDD		
) "		Start-up (Characteris	tics			
Start-up Time	T_start	1	8	_	ms	Time to first pulse, measured from the time VDD reaches 95% of its final value. VDD ramp time is 100 μ s, 0 V to VDD		
Time to Frequency Stability	T_stability	ī	60	-	s	Time to within rated stability of final frequency. Final frequency measured at one hour. Device powered on for 48 hours then powered off for 1 hour prior to measurement.		
		-	100	-	ms	Time to within ±100 ppb of final frequency. Final frequency measured at one hour. Device powered on for 48 hours then powered off for 1 hour prior to measurement.		

Rev 0.28

Page 3 of 8





Table 3. DC Characteristics

Parameters	Symbol	Min.	Тур.	Max.	Unit	Condition
			Supply	Voltage		
Supply Voltage	VDD	3.14	3.3	3.47	V	Contact SiTime for other voltage options
		2.66	2.8	2.94		
		2.44	2.5	2.56		
			Power Co	nsumption		
Power Consumption – Warm Up	Pwr_warmup	-	750	_	mW	F = 20 MHz, 3.3 V, No load, -40°
Power Consumption - Steady State	Pwr_steady	-	420	-		F = 20 MHz, 3.3 V, No load, 60°C

Table 4. Input Characteristics

rable 4. Input Characteristic	5								
Parameters	Symbol	Min.	Тур.	Max.	Unit	Condition			
		Inpu	ıt Characte	ristics – OE	E Pin				
Input Impedance	Z_in	75	_	2500	kΩ	Internal pull up to VDD			
Input High Voltage	VIH	80	-	-	%	K. Q.			
Input Low Voltage	VIL	ï	-	20	%				
	F	requency 1	Tuning Ran	ge – I ² C, D	COCXO mo	de			
Pull Range	PR	±400	-	_	ppm	DCOCXO mode			
Absolute Pull Range ^[4]	APR	±399.82	-	_	ppm	PR = ±400 ppm			
Frequency Pull Clamp Limit ^[5]	PC_L	±50, :	6.25, ±10, ± ±100, ±200,	±400	ppm	DCOCXO mode			
I2C Interface Characteristics, DCOCXO mode									
Bus Speed	F_I2C		≤ 1000		kHz V	SDA capacitance <20 pF			
			≤ 400			SDA capacitance <50pF			
			≤ 100	1	\bigcirc	SDA capacitance <165 pF			
Input Voltage Low	VIL_I2C	-	-	30%	y ∨DD				
Input Voltage High	VIH_I2C	70%	_	1	VDD				
Output Voltage Low	VOL_I2C	-	- 0	(10%)	VDD				
Output Voltage High	VOH_I2C	90%	- K	\ <u>\</u>	VDD				
Input Leakage current	Iι	0.5	-0	У ′24 7	μA	0.1 VDD< VOUT < 0.9 VDD. Includes typical leakage current from 200 k Ω pull resister to VDD.			
Input Capacitance	Cin	-	(E) ^V	-	pF				
Aggregate Pull-Up Impedance	Z _{PU}	5 0	○ ≠	_	kΩ				
		SPI Interfac	e Characte	eristics, DC	OCXO mod	le			
Bus Speed	F_SPI		∕ ≤ 5000		kHz	MISO capacitance <15 pF			
		N Y	≤ 1000		kHz	MISO capacitance <50 pF			
Input Voltage Low	VIL_SPI		-	10%	Vdd				
Input Voltage High	VIH_SPI	90%	-	-	Vdd				
Output Voltage Low	VOL_SPI	-	-	10%	Vdd	IOL = 2.7 mA (Vdd = 2.5V)			
Output Voltage High	VOH SPI	90%	-	-	Vdd	IOH = 2.2 mA (Vdd = 2.5V)			
Input Capacitance	o C SPIN		5		pF				
Leakage in High Impedance Mode	V 1 SPIL	0.5	_	24	μΑ	0.1 V _{DD} < VOUT < 0.9 V _{DD} .			

Notes:

- 4. APR = PR initial tolerance 20-year aging frequency stability over temperature.
- 5. Clamp limit is specified at the time of order, which prevents pulling the frequency beyond the specified value.

Rev 0.28

Page 4 of 8





Table 5. Allan Deviation and Phase Noise – Regulated LVCMOS Output

Parameters	Symbol	Min.	Тур.	Max.	Unit	Condition
			Allan D	eviation		o , (()) V
au = 1 second	AD_1s	_	5E-12	_		K S
$ au = 10 \ seconds$	AD_10s	-	5E-12	_		
$ au = 100 \ seconds$	AD_100s	-	5E-12	_		
			Phase	Noise		
1 Hz offset		-	-86	_	dBc/Hz	
10 Hz offset		-	-113	_	dBc/Hz	
100 Hz offset		-	-131	_	dBc/Hz	
1 kHz offset		-	-143	_	dBc/Hz	F = 19.2 MHz
10 kHz offset		-	-157	_	dBc/Hz	F = 19.2 WINZ
100 kHz offset		-	-167	_	dBc/Hz	
1 MHz offset		-	-168	-	dBc/Hz	
5 MHz offset		-	-170	_	dBc/Hz	

Table 6. Allan Deviation and Phase Noise - Clipped Sinewave Output

						W 7)	
Parameters	Symbol	Min.	Тур.	Max.	Unit		Condition
			Allan D	eviation		RO 1	
$\tau = 1 second$	AD_1s	-	5E-12	-		\rightarrow	
$\tau = 10 \ seconds$	AD_10s	-	5E-12	-	6	1	
$\tau = 100 \ seconds$	AD_100s	-	5E-12	-			
			Phase	Noise	()		
1 Hz offset		-	-86	- 6	dBc/Hz		
10 Hz offset		-	-113	~- ~ C	dBc/Hz		
100 Hz offset		-	-131		dBc/Hz		
1 kHz offset		-	-143 [°]	COP .	dBc/Hz	F = 19.2 MHz	
10 kHz offset		-	-157	- -	dBc/Hz	F = 19.2 MM2	
100 kHz offset		-	-167	7 –	dBc/Hz		
1 MHz offset		-	(167) ^V	-	dBc/Hz		
5 MHz offset		- 0	-168	_	dBc/Hz		

Rev 0.28

Page 5 of 8



Pin-out Bottom View




Figure 3. Size 9 mm x 7 mm

Table 7. Pin Assignments

Pin 1	Pin 2	Pin 3	Pin 4	Pin 5	Pin 6	Pin 7		Pin 9	Pin 10	Pin 11
OE/NC	NF	NF/SCLK/SCL	NF/MISO/SDA	GND	CLK	NF	NF/MOSI/A1	NF/CS/A0	VDD	GND

Table 8. Pin Description

Symbol	I/O	Internal Pull-up Resistor	Function
OE	OE - Input	100 kΩ Pull-Up	H ^[7] : specified frequency output L: output is high impedance. Only output driver is disabled.
NC	NC – No Connect	-	H or L or Open: No effect on output frequency or other device functions ^[8]
NF	NF – No Function	-	Solder to pade Connect to VDD or leave open ^{[6][9]}
SCLK	SCLK - Input	200 kΩ Pull-Up	SPI semá clock
SCL	SCL – Input	200 kΩ Pull-Up	I ² C serial clock
MISO	MISO - Output	ı	SR/serral data
SDA	SDA - Input/Output	200 kΩ Pull Up	Q ² C Serial data
GND	Ground	-	connect to ground ^[10]
CLK	Output	-	Regulated LVCMOS, or clipped sinewave oscillator output
MOSI	MOSI – Input	100 kΩ Pull-Up	SPI serial data input
A1	A1 – Input	100 kΩ Rull-U	I ² C address, most significant bit (MSB), when address is selected via pins
CS	CS – SPI Chip Select	100 kΩ Pull-Up	SPI Chip select, active low
A0	A0 – Input	100 kΩ Pull-Up	I ² C address, least significant bit (LSB), when address is selected via pins
VDD	Power	· .	Connect to VDD ^[11]

Notes:

- 6. If Pin 7 is connected to VDD, a publicakage current should be expected.
- 7. In OE mode, a pull-up resister of 100 kΩ or less is recommended if Pin 1 is not externally driven. If Pin 1 needs to be left floating, use the NC option.
- 8. Pin 1 voltage should not exceed device VDD or fall lower than device GND. Either of these conditions may lead to frequency shifts larger than
- 9. If connected to VDD, 3 time recommends using narrow traces (e.g. 4 to 6 mil) to avoid significant heat dissipation through these pads.
- 10. Vias from the GND pins to the GND plane should be maximized.
- 11. 0.1 μF capacitor in parallel with a 10 μF capacitor are required between VDD and GND.

Board Design Guidelines

For optimal device performance, SiTime recommends adhering to the following board design guidelines. These guidelines ensure that heat generated by SiT5801 is sufficiently expelled through the board.

- The metal layer directly below SiT5801 is a ground plane (e.g., If SiT5801 is seated on M1, M2 is a ground plane). The ground plane should be continuous in the 9x7 mm area directly under the device.
- Thermal vias are uniformly distributed across the thermal pad. The distance between vias is less than 1.2 mm. For a board with more than eight metal layers, at least three are plane layers.
 - The metal density in plane layers is maximized.












Table 9. Revision History

Version	Release Date	Change Summary
0.1	22-Feb-2022	First release, advanced information
		16.
0.11	24-Feb-2022	Resolved typographical error regarding supply voltage and table numbering
0.2	7-Oct-22	Added digital control mode "coming soon" to the ordering information
		Revised phase noise based on most recent simulations
		Note 9 added regarding connection of pin 11 to ground
		Added board design guidelines
0.22	9-Nov-22	Revised \(\Delta F/\Delta T\) specifications
		Revised Pwr_warmup and Pwr_steady specifications
		Revised package image
		Revised package pinout
		Added ordering information for DCOCXO mode
		Revised ordering information for packaging
		Added ΔF/ΔT, F_dynamic, F_hys specifications for ±5 ppb F_stab option
		Revised condition for Tr and Tf speicifications
		Revised VOL specifications Revised conditions for T_start and T_stability specifications
		Revised VDD limits to ±5%
		Added input characteristics for digital control options
		Revised phase noise specifications
		Revised pin assignments and pin descriptions
		Revised dimensions and patterns
0.23	10-Jan-23	Revised pin out diagram in figures 2 and 3
0.20	10 0411 20	Revised recommended land pattern
0.24	22-Feb-23	Measured LVCMOS output load revised to 8 pF from 15 pF
0.24	22-1 60-20	Revised LVCMOS output type to "Regulated LVCMOS" from "LVCMOS"
		Revised VOL spec to a maximum of 4%
		Revised phase noise specifications based on latest measurements
		Revised 2.5V VDD min/max limits to ±2.5% from ±5%
		Improved recommended land pattern, no dimensions were changed
0.25	20-Apr-23	Added SPI interface specifications
0.26	5-May-23	Updated package drawing revision to dimensions were changed
	,	Resolved typographical error in the recommended land pattern
0.27	6-June-23	Updated output frequency range 10 to 60 MHz
		Updated steady state power consumption
		Updated F_I2C and Zpu specifications
		Updated phase noise at 1, 10, and 100 Hz offsets
		Added table 6 ADEV and phase noise for clipped sinewave output
0.28	8-Sep-2023	Revised holdover in features section

SiTime Corporation, 5451 Patrick Heavy Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439

© SiTime Corporation 2023. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole of part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, water ousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranties, with express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT USE THIS PRODUCT FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES, FOR MILITARY AND AEROSPACE USE OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

For Military and Aerospace applications, contact SiTime.

STime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly

SiTime®, DualMEMS®, TurboCompensation® and The Heartbeat of 5G™ are either trademarks or registered trademarks of SiTime Corporation.

单击下面可查看定价,库存,交付和生命周期等信息

>>SiTime(赛特时脉)