

- Any frequency between 220 MHz and 625 MHz accurate to 6 decimal places
- LVPECL and LVDS output signaling types
- 0.6ps RMS phase jitter (random) over 12 kHz to 20 MHz bandwidth
- Frequency stability as low as ±10 ppm
- Industrial and extended commercial temperature ranges
- Industry-standard packages: 3.2x2.5, 5.0x3.2 and 7.0x5.0 mmxmm
- For frequencies lower than 220 MHz, refer to SiT9121 datasheet

### Applications

- 10GB Ethernet, SONET, SATA, SAS, Fibre Channel, PCI-Express
- Telecom, networking, instrumentation, storage, servers



The Smart Timing

me™

# **Electrical Characteristics**

Parameter and Conditions	Symbol	Min.	Тур.	Max.	Unit	Condition			
	LVPECL and LVDS, Common Electrical Characteristics								
Supply Voltage	Vdd	2.97	3.3	3.63	V				
		2.25	2.5	2.75	V				
		2.25	-	3.63	V	Termination schemes in Figures 1 and 2 - XX ordering code			
Output Frequency Range	f	220	-	625	MHz				
Frequency Stability	F_stab	-10	-	+10	ppm				
		-20	-	+20	ppm	Inclusive of initial tolerance, operating temperature, rated power			
		-25	-	+25	ppm	supply voltage, and load variations			
		-50	-	+50	ppm	1			
First Year Aging	F_aging1	-2	-	+2	ppm	25°C			
10-year Aging	F_aging10	-5	-	+5	ppm	25°C			
Operating Temperature Range	T use	-40	-	+85	°C	Industrial			
Operating remperature Mange	1_036	-20	-	+70	°C	Extended Commercial			
Input Voltage High	VIH	70%	-	-	Vdd	Pin 1, OE or ST			
Input Voltage Low	VIL	-	-	30%	Vdd	Pin 1, OE or ST			
Innut Dull un Imnedence	7 in	-	100	250	kΩ	Pin 1, OE logic high or logic low, or ST logic high			
Input Pull-up Impedance	Z_in	2	-	-	MΩ	Pin 1, ST logic low			
Start-up Time	T_start	-	6	10	ms	Measured from the time Vdd reaches its rated minimum value.			
Resume Time	T_resume	-	6	10	ms	In Standby mode, measured from the time $\overline{\text{ST}}$ pin crosses 50% threshold.			
Duty Cycle	DC	45	-	55	%	Contact SiTime for tighter duty cycle			
		LV	/PECL, DO	C and AC C	Character	istics			
Current Consumption	nt Consumption Idd – 61 69 mA Excluding Load Termination Current, Vdd = 3.3V or 2				Excluding Load Termination Current, Vdd = 3.3V or 2.5V				
OE Disable Supply Current	I_OE	-	-	35	mA	OE = Low			
Output Disable Leakage Current	I_leak	-	-	1	μA	OE = Low			
Standby Current	I_std	-	-	100	μA	ST = Low, for all Vdds			
Maximum Output Current	I_driver	-	-	30	mA	Maximum average current drawn from OUT+ or OUT-			
Output High Voltage	VOH	Vdd-1.1	-	Vdd-0.7	V	See Figure 1(a)			
Output Low Voltage	VOL	Vdd-1.9	-	Vdd-1.5	V	See Figure 1(a)			
Output Differential Voltage Swing	V_Swing	1.2	1.6	2.0	V	See Figure 1(b)			
Rise/Fall Time	Tr, Tf	-	300	500	ps	20% to 80%, see Figure 1(a)			
OE Enable/Disable Time	T_oe	I	-	115	ns	f = 220 MHz - For other frequencies, T_oe = 100ns + 3 period			
RMS Period Jitter	T_jitt	-	1.2	1.7	ps	f = 266 MHz, VDD = 3.3V or 2.5V			
		-	1.2	1.7	ps	f = 312.5 MHz, VDD = 3.3V or 2.5V			
RMS Phase Jitter (random)	Tahi	-	1.2 0.6	1.7 0.85	ps ps	f = 622.08 MHz, VDD = 3.3V or 2.5V f = 312.5 MHz, Integration bandwidth = 12 kHz to 20 MHz, all			
NING FILASE JILLEI (TAITUUIII)	T_phj	_	0.0	0.65	μs	Vdds			
		l	LVDS, DC	and AC Ch	naracteris	tics			
Current Consumption	ldd	-	47	55	mA	Excluding Load Termination Current, Vdd = 3.3V or 2.5V			
OE Disable Supply Current	I_OE	-	-	35	mA	OE = Low			
Differential Output Voltage	VOD	250	350	450	mV	See Figure 2			




### Electrical Characteristics (continued)

Parameter and Conditions	Symbol	Min.	Тур.	Max.	Unit	Condition		
LVDS, DC and AC Characteristics (continued)								
Output Disable Leakage Current I_leak - 1 μA OE = Low								
Standby Current	I_std	-	-	100	μA	ST = Low, for all Vdds		
VOD Magnitude Change	ΔVOD	-	-	50	mV	See Figure 2		
Offset Voltage	VOS	1.125	1.2	1.375	V	See Figure 2		
VOS Magnitude Change	ΔVOS	-	-	50	mV	See Figure 2		
Rise/Fall Time	Tr, Tf	-	495	600	ps	20% to 80%, see Figure 2		
OE Enable/Disable Time	T_oe	-	-	115	ns	f = 220 MHz - For other frequencies, T_oe = 100ns + 3 period		
RMS Period Jitter	T_jitt	-	1.4	1.7	ps	f = 266 MHz, VDD = 3.3V or 2.5V		
		-	1.4	1.7	ps	f = 312.5 MHz, VDD = 3.3V or 2.5V		
		-	1.2	1.7	ps	f = 622.08 MHz, VDD = 3.3V or 2.5V		
RMS Phase Jitter (random)	T_phj	-	0.6	0.85	ps	f = 312.5 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdds		

### **Pin Description**

Pin	Мар	Functionality				
	OE		H or Open: specified frequency output L: output is high impedance			
1	ST	Input	H or Open: specified frequency output L: Device goes to sleep mode. Supply current reduces to I_std.			
2	NC	NA	No Connect; Leave it floating or connect to GND for better heat dissipation			
3	GND	Power	VDD Power Supply Ground			
4	OUT+	Output	Oscillator output			
5	OUT-	Output	Complementary oscillator output			
6	VDD	Power	Power supply voltage			



### Absolute Maximum

Attempted operation outside the absolute maximum ratings of the part may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Min.	Max.	Unit
Storage Temperature	-65	150	°C
VDD	-0.5	4	V
Electrostatic Discharge (HBM)	-	2000	V
Soldering Temperature (follow standard Pb free soldering guidelines)	-	260	°C

### **Thermal Consideration**

Package	θJA, 4 Layer Board (°C/W)	θJC, Bottom (°C/W)
7050, 6-pin	142	27
5032, 6-pin	97	20
3225, 6-pin	109	20

# **Environmental Compliance**

Parameter	Condition/Test Method
Mechanical Shock	MIL-STD-883F, Method 2002
Mechanical Vibration	MIL-STD-883F, Method 2007
Temperature Cycle	JESD22, Method A104
Solderability	MIL-STD-883F, Method 2003
Moisture Sensitivity Level	MSL1 @ 260°C



# **Waveform Diagrams**




Figure 1(a). LVPECL Voltage Levels per Differential Pin (OUT+/OUT-)




Figure 1(b). LVPECL Voltage Levels Across Differential Pair




Figure 2. LVDS Voltage Levels per Differential Pin (OUT+/OUT-)

Page 3 of 8



### **Termination Diagrams**

### LVPECL:




Figure 3. LVPECL Typical Termination




Figure 4. LVPECL AC Coupled Termination




Figure 5. LVPECL with Thevenin Typical Termination

Si Time™ The Smart Timing Choice™

LVDS:





Figure 6. LVDS Single Termination (Load Terminated)

The Smart Timing Choice<sup>™</sup>

S

ne™

### **Dimensions and Patterns**




#### Notes:

1. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device.

2. A capacitor of value 0.1  $\mu\text{F}$  between Vdd and GND is recommended.



## **Ordering Information**



### **Frequencies Not Supported**

	Range 1: From 251.000001 MHz to 263.999999 MHz
ĺ	Range 2: From 314.000001 MHz to 422.999999 MHz
ſ	Range 3: From 502.000001 MHz to 527.999999 MHz

### **Ordering Codes for Supported Tape & Reel Packing Method**

Device Size	8 mm T&R (3ku)	8 mm T&R (1ku)	8 mm T&R (250u)	12 mm T&R (3ku)	12 mm T&R (1ku)	12 mm T&R (250u)	16 mm T&R (3ku)	16 mm T&R (1ku)	16 mm T&R (250u)
7.0 x 5.0 mm	-	_	-	-	-	-	Т	Y	Х
5.0 x 3.2 mm	-	_	-	Т	Y	Х	-	_	-
3.2 x 2.5 mm	D	E	G	Т	Y	Х	-	-	-

Page 7 of 8



### **Revision History**

Version	Release Date	Change Summary
1.01	2/20/13	Original
1.02	12/3/13	Added input specifications, LVPECL/LVDS waveforms, packaging T&R options
1.03	2/6/14	Added 8mm T&R option and ±10 ppm
1.04	7/23/14	Include Thermal Consideration Table
1.05	10/6/14	Modified Thermal Consideration values

© SiTime Corporation 2014. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

#### CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.

单击下面可查看定价,库存,交付和生命周期等信息

>>SiTime(赛特时脉)