

SC8803 High Efficiency, Synchronous, Bi-directional Buck Charger Controller

1 Description

SC8803 is a synchronous buck charger controller. It is able to effectively manage charging when input voltage is higher than battery voltage. In charging mode, SC8803 supports trickle charging, constant current (CC) charging and constant voltage (CV) charging management functions automatically.

SC8803 supports very wide input and output voltage range. It is suitable for applications of 1 to 4 series battery. The driver voltage is set to 10V to fully utilize external MOSFETs for maximum efficiency.

SC8803 supports bi-directional outputs by controlling DIR pin. Under discharging mode, SC8803 can output a boosted voltage from battery to VBUS. It also supports input current limit, output current limit, dynamic output voltage regulation, internal current limit, and over temperature protections to ensure safety under different abnormal conditions.

SC8803 adopts 32 pin QFN 4x4 package.

3 Applications

Power Bank
USB HUB
Smart USB Sockets
USB PD

4 Device Information


ORDER NUMBER	PACKAGE	BODY SIZE
SC8803QDER	32 pin QFN	4mm x 4mm x 0.75mm

2 Features


- Buck charging mode supports charging functions for 1 to 4 battery in series, including trickle charging, CC charging, CV charging and charging termination function
- Reverse boost mode operation (discharging mode)
- Wide input voltage range (VBUS in charging mode):
 VBAT to 36 V
- Wide reverse output range (VBAT in discharging mode):
 VBAT to 36 V
- Dynamic adjustable discharging voltage by PWM signal
- Dynamic adjustable input/output current limits by PWM signal
- High efficient buck/boost operation
- Integrated 10V, 2A gate driver
- Adjustable frequency from 200KHz to 600KHz
- Internal current limit
- Under voltage protection
- QFN-32 package



5 Typical Application Circuit



6 Terminal Configuration and Functions



TERM	INAL		
NUMBER	NAME	I/O	DESCRIPTION
1	/CE	I	Chip Logic Enable, /CE=Low, chip enable. Internal pull low
2	DIR	I	DIR sets working directions of the chip. When DIR is logic low, SC8803 is in charging mode, when DIR is logic high, SC8803 enters reverse operation mode.
3	PWM	1	PWM pin accepts PWM waveform from 20K to 100K to adjust the VBUS output voltage in discharging mode. By adjusting duty cycle, output voltage can be adjusted according to needs. When duty=0, output voltage = 1/6 of the preset value by the FB1 resistor divider. When duty = 100%, output voltage = preset value. $VBUS = V_{BUS_SET} \times (\frac{1}{6} + \frac{5}{6} \times D)$
4	PG	o	Open drain, needs to connect to a pull up resistor. If not used, can be left floating. When DIR = low (charging mode): PG pin outputs high impedance to indicate the End of Charging status. PG pin is pulled to ground internally when SC8803 is in charging status. When DIR = high (discharging mode), PG pin functions as a pure power good indication. It outputs high impedance when VBUS is within 90% to 110% of the output target.
S	IPWM	ı	IPWM frequency ranges from 20kHz to 100kHz. User can adjust current limit through the duty cycle of the signal, eg, if ILIMT1 resistor is connected to ITUNE, detailed current limit of VBUS current is set by: $I_{\text{BUS}} = I_{\text{LIM1_SET}} \times D$ In the equation above, $I_{\text{LIM1_SET}}$ is the current limit value set by the resistor. D is the duty cycle of the IPWM signal.
6	ITUNE	Ю	ITUNE selects the current object to be adjusted via IPWM. Eg, If the current limit resistor is connected between ITUNE and ILIM1, the current through VBUS is adjusted by IPWM. If VBAT current needs to be adjusted, connect the current limit resistor between ILIM2 and ITUNE.
7	VINREG	I	Connect a resistor divider to set the minimum VBUS operation voltage to realize the dynamic power management function in charging mode. The IBUS charging current will be reduced automatically

			to avoid over loading the adapter once the VBUS voltage drops to the set value. Connect to >1.3V voltage to disable VINREG function. VINREG function is only valid in charging mode.
8	DT	I	Dead time program pin. Connect a resistor to ground to program the dead time. Short to ground: 20ns 68 kΩ: 40ns 270 kΩ: 60ns Open: 80ns
9	CSEL	ı	A resistor from CSEL pin to ground sets the charging termination voltage in charging mode. Short to ground: to allow adjustable charging termination voltage. Use external resistor divider at FB2 to set the charging termination voltage $68 \ k\Omega : fixed \ charging \ termination \ voltage, \ 4.2V$ $270 \ k\Omega : fixed \ charging \ termination \ voltage, \ 8.4V$ $Open: fixed \ charging \ termination \ voltage, \ 12.6V$
10	FREQ	I	Connect a resistor to set the switching frequency. Short to ground 200kHz 68 kΩ: 400KHz Open: 600KHz
11	ILIM1		Connect a resistor to set the current limit value of IBUS current. $I_{BUS_LIIM} = \frac{V_{REF}}{R_{ILIM1}} \times \frac{R_{SS1}}{R_{SNS1}}$ $V_{REF} \text{ is the internal reference voltage 1.21V};$ $R_{LIM1} \text{ is the resistor from ILIMT1 to ground or to ITUNE};$ $R_{SNS1} \text{ is the current sense resistor. Recommended } 5m\Omega\text{-}20m\Omega, \text{ typical } 10m\Omega;$ $R_{SS1} \text{ are the resistors connected to SNS1P, SNS1N. The two resistors must be equal and the recommended value is 1k\Omega.} A 10nF capacitor from ILIM1 to ground is needed to bypass noise. If current limiting function is not needed, please short ILIM1 to ground.}$
72	ILIM2	I	Connect a resistor to set the current limit value of IBAT current. $I_{BAT_LIM} = \frac{V_{REF}}{R_{ILIM2}} \times \frac{R_{SS2}}{R_{SNS2}}$ $V_{REF} \text{ is the internal reference voltage 1.21V};$ $R_{LIM2} \text{ is the resistor from ILIM2 to ground or to ITUNE};$ $R_{SNS2} \text{ is current sensing resistor. Recommended } 5m\Omega\text{-}20m\Omega, \text{ typical } 10m\Omega;$ $R_{SS2} \text{ are the resistors connected to SNS2P, SNS2N. The two resistors must be equal and the recommended value is 1k\Omega.} A 10nF capacitor to ground is needed to bypass noise. ILIM2 can't be short to ground.}$
13	FBI	I	Feedback node of VBUS pin voltage. It is only valid when DIR = High. When DIR = High, the controller works in reverse conduction mode, and the FBI voltage is regulated at a reference

			voltage.
			$VBUS = V_{REF} \times \left(1 + \frac{R_{UP}}{R_{DOWN}}\right)$
			V_{REF} equals to 1.21V. R_{UP} and R_{DOWN} are the value of voltage divider.
14	AGND	Ю	Analog Ground
15	COMP	0	Compensation for the control loop. Connect external RC network to AGND
16	FB2	ı	Feedback node of VBAT voltage. It is only valid when DIR = low. When DIR = Low, and CSEL pin is short to ground, the FB2 voltage is regulated at a reference voltage. $VBAT = V_{REF} \times \left(1 + \frac{R_{UP}}{R_{DOMAL}}\right)$
			V _{REF} equals to 1.22V. R _{UP} and R _{DOWN} are the value of voltage divider.
			If fixed termination voltage is set by CSEL pin, leave FB2 pin floating
17	SNS2N	I	Negative input of current sense amplifier. Connect an external current sense resistor between SNS2P and SNS2N.
18	SNS2P	I	Positive input of current sense amplifier. Connect an external current sense resistor between SNS2P and SNS2N.
19	VBAT	I	Output node of the converter when DIR = Low, and input node of the converter when DIR = High. Connect to battery cells.
20	NC		Leave this pin floating
21	NC		Leave this pin floating
22	NC		Leave this pin floating
23	NC		Leave this pin floating
24	VCC	0	Output of internal regulator to provide max. 10V voltage for the bias voltage of internal gate drivers. Connect a 1 µF ceramic capacitor from VCC to PGND pin.
25	PGND	1	Power Ground.
26	LD	0	Low side MOSFET gate driver output.
27	SW	(I	Switching Node.
28	HD	O	High side MOSFET gate driver output.
29	ВТ	I	Connect a capacitor between BT pin and SW pin to bootstrap a voltage to provide the bias voltage for high side MOSFET gate driver.
30	VBUS	I	Input node of the converter when DIR = Low, and output node of the converter when DIR = High. Connect to adapter input port or USB port.
31	SNS1N	I	Negative input of current sense amplifier. Connect an external current sense resistor between SNS1P and SNS1N.
32	SNS1P	I	Positive input of current sense amplifier. Connect an external current sense resistor between SNS1P and SNS1N.
	Thermal Pad	-	For thermal dissipation. Connect to AGND and PGND.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	VBUS, VBAT, SNS1P, SNS1N, SNS2P, SNS2N, /CE	-0.3	42	V
	SW	-1	42	V
	VCC, PG, DIR, PWM, VINREG, IPWM	-0.3	20	V
Voltage range at	FREQ, ITUNE, ILIM1, ILIM2, COMP, CSEL, DT, FB1, FB2	-0.3	5.5	V
terminals ⁽²⁾	LD	-0.3	12	V
	BT, HD 对 SW	-0.3	12	٧
	ВТ	-0.3	50	V
	VBUS, VBAT, SNS1P, SNS1N, SNS2P, SNS2N, /CE	-0.3	42	V
TJ	Operating junction temperature range	-40	150	°C
T _{stg}	Storage temperature range	-65	150	°C

⁽¹⁾ Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Thermal Information

THERMAL RESISTANCE	<u>(1)</u>	QFN-32 (4mm x 4mm)	UNIT
Θ_{JA}	Junction to ambient thermal resistance	35	°C/W
Θ _{JC}	Junction to case resistance	7	°C/W

⁽¹⁾ Measured on JESD51-7, 4-layer PCB.

7.3 Handling Ratings

PARAMETER	DEFINITION	MIN	MAX	UNIT	
ESD ⁽¹⁾	Human body model (HBM) ESD stress voltage ⁽²⁾	-2	2	kV	
ESD	Charged device model (CDM) ESD stress voltage ⁽³⁾	-750	750	V	

⁽¹⁾ Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

7.4 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V _{BUS}	VBUS voltage range	2.7		36	V
V _{BAT}	VBAT voltage range	2.7		30	V
C _{BUS}	VBUS Capacitance	30			μF
Сват	VBAT capacitance	30			μF

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽³⁾ Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



L	Inductance	2.2	10	μH
R _{SNS1/2}	Current Sensing Resistor	5	20	mΩ
f _{SW}	Operating frequency range	200	600	kHz
f _{PWM} , f _{IPWM}	PWM signal frequency range	20	100	kHz
D _{PWM} ,D _{IPWM}	PWM signal duty cycle range	0	100	%
TJ	Operating junction temperature	-40	125	°C



7.5 Electrical Characteristics

 $T_{J}\text{=}~25^{\circ}\text{C}$ and V_{BUS} = 12V, V_{BAT} = 5V, R_{SS1} = R_{SS2} = 1k Ω unless otherwise noted.

PARAMET	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY V	OLTAGE (VBUS, VBAT)					
.,		DIR = Low, as input voltage	2.7		36	V
V_{BUS}	Operating voltage	DIR = High, as output voltage	2.7		36	V
.,		DIR = Low, as output voltage	2.7		36	V
V_{BAT}	Operating voltage	DIR = High, as input voltage	2.7		36	V
V _{UVLO_VBU}	VBUS under-voltage lockout	DIR = Low, rising edge		2.6	2.7	V
S	threshold	DIR = Low, hysteresis		160		mV
\/	VBAT under-voltage lockout	DIR = High, rising edge		2.6	2.7	V
V_{UVLO_VBAT}	threshold	DIR = High, hysteresis		160		mV
lα	Standby current into VBUS or VBAT pin (whichever is higher)	/CE = low, controller non-switching		0.7	2	mA
I _{Q_VBAT}	Standby current into VBAT pin under EOC status	/CE = low, VBUS removed	V		15	μA
	Shutdown current into VBUS or VBAT pin (which is higher)	/CE = high		6	10	μΑ
I _{SD}	Shutdown current into VBUS or VBAT pin (which is lower)	/CE = high			2	μA
VCC AND	DIRVER					
V _{CC}	VCC clamp voltage		9.4	10	10.6	V
I _{VCC_LIM}	VCC current limit	V _{CC} = 2V ~10V	50	75	100	mA
R _{HV_pu}	High side driver pull up resistor			1.5		Ω
R_{HV_pd}	High side driver pull down resistor			1		Ω
R _{LV_pu}	Low side driver pull up resistor			1.5		Ω
R_{LV_pd}	Low side driver pull down resistor			1		Ω
ERROR A	MPLIFIER					
V_{FB2_REF}	FB2 reference voltage		1.214	1.22	1.226	V
V_{INREG_REF}	VINREG reference voltage		1.196	1.226	1.244	V
V_{ILIMx_REF}	ILIMx reference voltage		1.196	1.212	1.228	V
V _{FB1_REF}	FB1 reference voltage		1.196	1.212	1.228	V
Gm _{EA}	Error amplifier gm			0.16		mS
Rout	Error amplifier output resistance ⁽¹⁾			20		МΩ
I _{BIAS(FBx)}	FBx pin input bias current	FBx in regulation			100	nA
OUTPUT T	ARGET AND THRESHOLD					
		$R_{CSEL} = 68 \text{ k}\Omega \text{ ($\pm 10\%$)}$	4.158	4.2	4.242	V
V_{BAT_TRGT}	Battery termination target	$R_{CSEL} = 270 \text{ k}\Omega \text{ ($\pm 10\%$)}$	8.316	8.4	8.484	V
		R _{CSEL} = open	12.474	12.6	12.726	V
V _{BAT_TERM}	Termination threshold over V _{BAT_TRGT}	DIR = Low, rising edge	96.5%	98%	99.5%	
V _{BAT_RECH}	Recharge threshold over V _{BAT_TRGT}	DIR = Low, falling edge		95.8%		



SOUTHCHIP SOUTHCHIP SEMICONDUCTOR TECHNOLOGY (SHANGHAI) CO.,LTD

V _{TRK_CH}	Trickle charge threshold over	DIR = Low, rising edge	64%	70%	76%	
V TRK_CH	V _{BAT_TRGT}	DIR = Low, hysteresis		5%		
I _{BAT_TRK}	Battery trickle charge current, over ILIM2 set current	DIR = Low		10%		
I _{BAT_TERM}	Battery current termination threshold, over ILIM2 set current	DIR = Low, falling edge		4%		
V _{OVP}	OVP threshold, over VBUS target	DIR = high	105%	110%	115%	
CURRENT	LIMIT					V
	ILIM1 current limit accuracy DIR = low	I _{BUS_LIM} R _{SNS1} ≥ 30 mV	-10%		10%	
	ILIM2 current limit accuracy DIR = low	I _{BAT_LIM} R _{SNS2} ≥ 30 mV	-5%		5%	
I _{LIMx}	ILIM1 current limit accuracy DIR = high	I _{BUS_LIM} R _{SNS1} ≥ 30 mV	-5%		5%	
	ILIM2 current limit accuracy DIR = high	I _{BAT_LIM} R _{SNS2} ≥ 30 mV	-10%		10%	
SWITCHIN	IG FREQUENCY					
		$R_{FREQ} = 0\Omega$	180	210	240	kHz
f_{SW}	Switching frequency	$R_{FREQ} = 68k\Omega (\pm 10\%)$	360	410	460	kHz
		$R_{FREQ} = 270k\Omega (\pm 10\%)$	540	600	660	kHz
INDICATIO	DN .					
$t_{\text{PG_deglitch}}$	PG signal deglitch time	f _{sw} = 200kHz	27	38.5	50	ms
I _{SINK_PG}	PG sink current	V _{PG} = 0.4 V	3.6	4.1	4.6	mA
		DIR = High, high limit falling edge (PG from low to high)		110%		
V_{BUS_PG}	VBUS power good threshold	DIR = High, high limit hysteresis (PG from high to low)		5%		
▼BUS_PG	V Doe power good timeshold	DIR = High, low limit rising edge (PG from low to high)		90%		
		DIR = High, low limit hysteresis (PG from high to low)		5%		
LOGIC CO	ONTROL		1			T
5	/CE, DIR pin internal pull down resistor			1		ΜΩ
R _{PD}	PWM pin internal pull down resistor			0.5		МΩ
	IPWM pin internal pull down resistor			1		МΩ
ViL	/CE, DIR, PWM, IPWM input low voltage				0.4	V
V _{IH}	/CE, DIR PWM, IPWM input high voltage		1.2			V
Soft Start						
			1			
t _{SS}	Internal soft-start time	From /CE low to 90% VBUS		8	15	ms
	Internal soft-start time SHUTDOWN	From /CE low to 90% VBUS		8	15 	ms



Thermal shutdown hysteresis ⁽¹⁾		15	°C
--	--	----	----

(1) Guarantee by design



8 Detailed Description

The SC8803 is bi-directional synchronous buck charge controller for 1- to 4-cell battery with a wide input/output voltage range. The charging and discharging mode is selected by DIR pin.

The SC8803 operates as a charger when DIR pin is pulled logic low, and it is called charging mode. In this mode, SC8803 works in buck switching mode to step down voltage and charges battery. The SC8803 features trickle charging, CC charging, CV charging and charging termination functions. The SC8803 supports self-adaptive feature for different adaptors and can limit the charging current automatically to avoid overloading adaptors.

The SC8803 operates in reverse condition mode when DIR pin is pulled logic high, and it is called discharging mode. In this mode, the SC8803 steps up voltage to output.

8.1 Charging Mode

Charging mode and Discharging mode is selected by DIR pin.

When DIR pin is below the threshold (0.4V typical), SC8803 works as charging mode and current flows from adaptor connector (VBUS) to battery (VBAT) to charge




Figure 1. SC8803 Charging mode

8.1.1 Charge termination voltage setting (CSEL and FB1)

In charging mode, termination voltage is set by one of two cases.

Case 1: Set the termination voltage using CSEL pin. When the SC8803 is enabled, the IC checks the resistor value at CSEL pin and set the charge termination voltage internally.

Table 1 shows the resistor value for different charge termination voltage.

Table 1. CSEL resistor value vs Charge termination voltage

CSEL resistor value	Charge termination voltage
68kΩ	4.2V (1S battery)
270kΩ	8.4V (2S battery)
Open	12.6V (3S battery)
0Ω	Set by FB2 pin resistors

When setting the charge termination voltage by CSEL pin, the battery voltage is monitored by VBAT pin voltage directly. In this case, FB2 pin should be open or connected to GND.

The SC8803 checks the resistor value at CSEL pin only during the startup process. After SC8803 is enabled, termination voltage change by changing resistor value at CSEL pin will not be valid until system restarts (Off and on the VBUS voltage or cycling the /CE voltage)

Case 2: Set the termination voltage using resistor divider at FB2 pin. When CSEL pin is connected to GND, termination voltage is adjusted by external resistor divider at FB2 pin and is calculated as:

$$VBAT = V_{FB2_REF} \times \left(1 + \frac{R_{UP}}{R_{DOWN}}\right)$$

With $V_{\text{FB2_REF}}$ voltage is 1.22V and R_{UP} and R_{DOWN} resistors are the resistor divider between VBAT to FB2 pins.

8.1.2 CC Charge current setting (ILIMx)

The SC8803 can adjust the current limit of both adaptor side (VBUS) and battery side (VBAT) by resistors at ILIM1 and ILIM2 pins.

Table 2 Charge current limit setting

Control Pins	Description
ILM1	Monitor R _{SNS1} to set the adaptor side (VBUS) charge current (IBUS_LIM)
ILM2	Monitor R _{SNS2} to set the battery side (VBAT) charge current (IBAT_LIM)

The SC8803 senses the VBUS and VBAT current by monitoring R_{SNS1} and R_{SNS2} respectively as below figure shows.




Figure 2 Charge current monitoring circuit

 R_{SNSX} is the current sense resistor (x means 1 or 2) connected in series with the input supply or output of the charger. The SC8803 monitors the voltage across the sense resistors R_{SNSX} through R_{SSX} and $R_{SSX'}$ and calculate the input and output current. C_{SSX} is the filter capacitor.

The ILIMx pin is used to set the charge current limit. Connect the R_{ILIMX} resistor between ILIM_X pin and GND with 10nF capacitor in parallel.

The current limit is calculated as:

$$I_{BUS_LIM} = \frac{V_{LIM_REF}}{R_{ILIM1}} \times \frac{R_{SS1}}{R_{SNS}}$$

$$I_{BAT_LIM} = \frac{V_{LIM_REF}}{R_{ILIM2}} \times \frac{R_{SS2}}{R_{SNS2}}$$

Where:

V_{LIM REF} = Internal reference voltage 1.21V;

R_{ILIMx} = Resistors at ILIMx pin;

R_{SNSx} = Current sense resistors;

 R_{SSx} = Resistors between current sense resistor and the SC8803 pins (SNSxP, SNSxN).

To get accurate values, keep below two conditions;

- 1) R_{SNSx} should be placed between MOSFET and input/output capacitor.
- 2) R_{SS1} and $R_{SS1'}$ should be same value; R_{SS2} and $R_{SS2'}$ should be also same value. Typically $1k\Omega$ resistor is used.

If R_{SNSx} is changed, $R_{\text{SSX}}/R_{\text{SSX'}}$ values need to be adjusted accordingly with below calculation:

$$\frac{R_{SNSx}}{R_{SSx}} = \frac{10 \text{ m}\Omega}{1 \text{ k}\Omega}$$

For example, If R_{SNSX} is $20m\Omega$, then $R_{SSX}/R_{SSX'}$ should be $2k\Omega$; if R_{SNSX} is $5m\Omega$, then $R_{SSX}/R_{SSX'}$ should be 500Ω .

In charging mode, if both VBUS and VBAT current limits are programmed, the SC8803 controls the charge current as soon as one of VBUS and VBAT current reaches its current limit

For example, if the adaptor side (VBUS) current reaches its current limit set value (ex. 3A) first, then adaptor side current is regulated to 3A; whereas if battery side (VBAT) current limit reaches its current limit set value (ex. 6A) first, then battery side current is regulated to 6A, and at this case, adaptor side current could be lower than VBUS current limit set value.

If VBUS current limit is not required, connect ILIM1 pin to GND. Then VBUS current is not regulated and the SC8803 regulates VBAT current limit for constant current charge.

In charging mode, VBAT current limit is necessary, otherwise, the SC8803 will misjudge the end of charge condition.

8.1.3 Real-Time Charge current control (IPWM)

The SC8803 is able to control charge current by applying a PWM signal to IPWM pin.

The PWM signal should be in the range of 20kHz ~ 100kHz to IPWM pin input, and charge current is decided in between 0% ~ 100% by PWM duty cycle and is calculated as:

Where:


 I_{LIMX} SET = I_{LIMX} Charge current limit value;

D = IPWM duty cycle;


 I_{LIMx} = Target current limit of charge current.

ITUNE pin selects the target which current is controlled by IPWM. If VBUS charge current should be controlled, the resistor at ILIM1 should be connected to ITUNE; If VBAT charge current should be controlled, the resistor at ILIM2 should be connected to ITUNE.

Refer to Figure 3. IPWM real-time charge current control.



a. IPWM controls VBUS charging current, ILIM1 = ILIM1_set x D, as above



b. IPWM controls VBAT charging current, ILIM2 = ILIM2_set x D, as above

Figure 3. IPWM real-time charge current control.

Below are application notes for IPWM control:

- 1) When the IPWM pin signal is "H", means the duty cycle is 100%, charge current become the ILIMx programmed value.
- 2) ILIMx pin, which is controlled by IPWM signal, needs bypass capacitor in the range of 10nF ~ 22nF. If IPWM pin PWM frequency is low, higher capacitance bypass capacitor is required. For example, 22nF capacitor is required at 20kH PWM frequency.
- 3) If real-time charge current control is not required, connect ILIMx resistor to GND and float IPWM and ITUNE pins.
- 4) If ITUNE pin is connected to the resistor at ILIMx pin, do not connect IPWM pin to GND or remain open, otherwise, the SC8803 cannot operate normally.

It is not allowed to set any of the current limits to 0A. Keep the minimum current limit above 0.3A.

8.1.4 Dynamic Power management (VINREG)

The SC8803 features dynamic power management. The valid minimum VBUS threshold is programmed by VINREG pin. When VBUS reaches minimum VBUS threshold, the charge current is reduced automatically. With this feature, even in case the adaptor output current capability is lower than the SC8803 charge current set value, the SC8803 can automatically reduce the charge current to adaptor output current to avoid the adaptor overload and abnormal charging, and keep VBUS voltage to minimum operating voltage.

The minimum operating VBUS voltage is calculated as:

$$V_{BUS_min} = V_{INREG_REF} \times \left(1 + \frac{R_{UP}}{R_{DOWN}}\right)$$

Where:

 $V_{INREG\ REF} = 1.226V;$

 R_{UP} and R_{DOWN} = The divider resistor connected to VINREG pin.

The SC8803 operates normally when VBUS voltage is higher than programmed threshold voltage ($V_{BUS\ min}$). This function is valid only in charge mode. If this function is not required, connect VINREG pin to VCC.

8.2 Charging curve

When DIR pin is "L", the SC8803 enters into charge mode with charge management such as trickle charging, CC charging, CV charging and charging termination (end of charging).

Typical charge curve is shown in Figure 4.




Figure 4. SC8803 Charge curve

8.2.1 Trickle Charging

The SC8803 operates in trickle charging mode if the VBAT voltage is lower than CC (constant current) charge threshold voltage. The CC charge threshold voltage is typically 70% of charge termination voltage.

In trickle charge mode, the SC8803 reduces the VBAT charge current to 10% of programmed current limit (IBAT_LIM). For example, if VBAT current limit (IBAT_LIM) is programmed to 6A, in trickle charge mode, charge current is reduced to 0.6A automatically. When VBAT voltage exceeds CC charge threshold voltage, the SC8803 recovers the charge current to VBAT current limit value and operates as CC charge mode.

8.2.2 Constant Current Charge mode

The SC8803 operates in CC quick charge mode if the VBAT voltage is higher than quick charge threshold voltage. During CC quick charge mode, the output current is controlled by ILIMx pin. For the detail information, please refer to 8.1.2 CC charge current setting (ILIMx)

8.2.3 Constant Voltage Charging

The SC8803 operates in CV charging mode if VBAT voltage reaches to 98% of VBAT termination voltage. In CV charging mode, the SC8803 maintains battery voltage and reduce the charge current automatically until the battery is charged fully.

8.2.4 Charge termination / End of charge indication (PG)

In charging mode, once below two conditions are all valid, the SC8803 recognizes that the battery is fully charged and it will terminate charging automatically:

- 1) The battery voltage is higher than 98% of battery termination threshold.
- 2) With monitoring the R_{SNS2} , VBAT current becomes lower than 1/25 of ILIM2 programmed current.

After stopping charging, the SC8803 turns off VCC voltage and operates in a low power standby mode and reduces the current consumption from battery side.

The SC8803 indicates the end of charge status with PG pin. PG is open drain output and it requires an external pullup resistor.




Figure 5 PG pin structure

In charging mode, PG output is pulled LOW but after end of charge, PG output is pulled HIGH by external pullup resistor and indicates that the battery is fully charged.

If MCU does not need to check PG, remain PG pin open.

8.2.5 Recharging

After charging termination, once the SC8803 detects the battery voltage falls below 95% of programmed termination voltage, the SC8803 automatically restarts charging in CC phase. In this period, VCC voltage is turned on, PG voltage is pulled "L" to indicate that the SC8803 is in charging mode.

8.3 Reverse Direction Discharge mode

When DIR pin is "H", the SC8803 enters into reverse direction discharging mode.

In discharging mode, the battery (VBAT) is discharged to adaptor/USB (VBUS), which becomes output. Figure 6 shows the power path at discharging mode.




Figure 6 SC8803 Reverse direction discharge mode.

8.3.1 VBUS discharge voltage setting (FB1)

In discharging mode, VBUS discharge voltage is set by external resistor divider as FB1 pin and is calculated as:

$$VBUS = V_{FB1_REF} \times \left(1 + \frac{R_{UP}}{R_{DOWN}}\right)$$

Where:

V_{FB1_REF} = Internal reference voltage 1.21V

 R_{UP} and R_{DWON} = Resistor divider at FB1 connected to VBUS.

The SC8803 can operate with quick charge or PD controller ICs and these ICs can change the FB1 pin voltage for real-time discharge output voltage control.

8.3.2 VBUS Discharge voltage real-time control (PWM)

In discharging mode, the SC8803 supports VBUS output voltage change in two ways: one is to change FB1 pin divider ratio, the other is to control VBUS voltage by PWM signal input.

For the 2nd way, the FB1 resistor divider value is fixed, VBUS output voltage is controlled by duty cycle (D) of PWM signal, which is supplied to PWM pin and in the range of 10kHz to 100kHz. VBUS output voltage is calculated as:

VBUS =
$$V_{BUS_SET} \times (\frac{1}{6} + \frac{5}{6} \times D)$$

Where:

V_{BUS_SET} = VBUS output voltage which is set by FB1 resistor divider;

D = Duty cycle of PWM signal.

The relationship between VBUS output voltage and D is showed in Figure 7.




Figure 7 VBUS output voltage vs PWM duty cycle.

If PWM input signal keeps "H", means 100% of duty cycle, then the output voltage become the programmed voltage by FB1 resistor divider.

If PWM input signal keeps "L", means 0% of duty cycle, then the output voltage become the 1/6 of programmed voltage by FB1 resistor divider. Make sure the controlled output voltage is still higher than battery voltage so the SC8803 can work in boost operation mode.

Real-time PWM output control is valid only in discharging mode.

8.3.3 Discharge current setting (ILIMx)

In discharging mode, the VBUS and VBAT current is sensed by R_{SNS1} and R_{SNS2} current sense resistors.




Figure 8 Discharge current monitoring circuit.

The SC8803 features current limit function. VBUS and battery side current limits are set by ILIM1 and ILIM2 pins and current limits are calculated as:

$$I_{BUS_LIM} = \frac{V_{LIM_REF}}{R_{ILIM1}} \times \frac{R_{SS1}}{R_{SNS1}}$$

$$I_{BAT_LIM} = \frac{V_{LIM_REF}}{R_{II_IM2}} \times \frac{R_{SS2}}{R_{SNS2}}$$

Please refer to $\underline{8.1.2}$ CC Charge current setting (ILIMx) for proper R_{SNSx} and R_{SSx} values.

The current limit, set by ILIMx, in discharging mode is equally applied to charging mode: in charging mode, the current limit is charging current and in discharging mode, the current limit is maximum discharging current.

If the current limits required by charging mode and discharging mode are different, please refer to the circuit in Figure 9 to change the limits accordingly.




Figure 9 Current limit control using DIR signal

8.3.4 Real-time discharge current limit control (IPWM)

Similar to charging mode real-time current limit control using IPWM pin, in discharging mode, IPWM pin is also used for real-time discharge current limit control. The discharge current limit is controlled by duty cycle of PWM signal, which frequency is in the range of 20kHz ~100kHz and is supplied to IPWM pin. The current range is in between 0% to 100% of charge current limit value and it is decided by duty cycle as:

Where:

I_{LIMx SET} = Programmed charge current limit by ILIMx pin;

D = Duty cycle of PWM signal at IPWM pin;

 I_{LIMx} = Target current limit.

It is not allowed to set any of the current limits to 0A. Keep the minimum current limit above 0.3A.

8.3.5 Discharge voltage POWER GOOD indicator (PG)

In discharging mode, PG signal indicates discharge voltage status.

If VBUS output voltage remains in between 90% ~ 110% of

programmed voltage, PG pin become high impedance and due to the output pullup resistor, PG out becomes "H" to indicate the output voltage is normal.

If VBUS voltage is out of normal voltage range, PG out becomes "L".

If this indication is not required, remain PG pin open.

8.4 Other signals

8.4.1 Chip Enable (/CE)

The SC8803 turns on/off by /CE signal. When /CE input is "L", the SC8803 turns on; when /CE input is "H", the SC8803 turns off.

8.4.2 Charging/Discharging mode control (DIR)

The charging mode and discharging mode is decided by DIR signal. When DIR input is "L", the SC8803 operates in charging mode; when DIR input is "H", the SC8803 operates in discharging mode.

8.4.3 Switching frequency setting (FREQ)

The one of three switching frequency is selectable by resistor value at FREQ pin:

FREQ resistor	Switching frequency f _{sw}	
Ω0	200kHz	
68kΩ (±10%)	400kHz	
Open	600kHz	

The accuracy of the resistor at FREQ is allowed $\pm 10\%$. The real-time switching frequency change is not valid and new resistor value change will be applied in next turn on.

8.4.4 Dead time setting (DT)

The one of four dead time is selectable by resistor value at DT pin:

DT resistor	Dead time
0Ω	20ns
68kΩ (±10%)	40ns
270kΩ (±10%)	60ns
Open	80ns

The accuracy of the resistor at DT is allowed ±10%. DT does not support the real-time change and new resistor value change will be applied in next turn on.

When driving large power MOSFET with high C_{ISS} value, or adding driver resistors at LDx or HDx to adjust the MOSFET turning on/off time, it is suggested to check and change the dead time to prevent MOSFET shoot-through.

8.4.5 VCC driver voltage

The SC8803 generates driver voltage VCC internally. The VCC is selected higher voltage between VBUS and VBAT, and clamped to 10V if it is higher than 10V.

The driving signal LDx to drive low side MOSFET (Q2 and Q3) is directly supplied from VCC; the driving signal HDx to drive high side MOSFET (Q1 and Q4) is supplied from the diode in between VCC to BTx pin, which is generated by bootstrap circuit with bootstrap capacitor between BTx and SWx.

8.4.6 Feedback compensation (COMP)

The feedback loop can be compensated by adjusting the external components to the COMP pin.

Application Information 9

9.1 Input and output capacitor selection

The switching frequency of the SC8803 is in the range of 200kHz ~ 600kHz. Since MLCC ceramic capacitor has good high frequency filtering with low ESR, above 60µF X5R or X7R capacitors with higher voltage rating then operating voltage with margin is recommended. For example, if the highest operating Vin/Vout voltage is 12V, select at least 16V capacitor and to secure enough margin, 25V voltage rating capacitor is recommended.

The high capacitance electrolytic capacitor and tantalum capacitor can be used for stable input and output but capacitor voltage rating should be higher than the highest operating voltage. When the tantalum capacitor is used, at least 1µF ceramic capacitor is placed in parallel. If the electrolytic capacitor is used, much more ceramic capacitors are required. For example, if a 47µF electrolytic capacitor is used, the ceramic capacitors' capacitance is allowed to reduce to $30\mu F \sim 40\mu F$. Even higher capacitance electrolytic capacitor is used, at least 20µF ceramic capacitor is required.

9.2 Inductor selection

For the SC8803 system stability, the inductance of 2.2µH ~ 10μH inductor is required. High inductance (4.7μH ~ 10μH) is used in the system where the input voltage and output voltage difference is big, such as 5V Vin and 20V Vout; Low inductance (2.2µH) is used in the system which the input voltage and output voltage difference is small but high current is required. Typically, 3.3µH inductor is recommended. The inductance can be adjusted for high efficiency and optimization in application.

The inductor DC resistance value (DCR) affects the conduction loss of switching regulator, so around $10m\Omega$ DCR is recommended for the first selection. If the power is relatively small, high DCR inductor can be selected. But if switch on current is high, just like around 10A, then select the lowest DCR inductor as much as possible because $10m\Omega$ DCR also causes 1W power loss.

The inductor saturation current I_{SAT} should be higher than input output current with sufficient margin.

9.3 Current sense resistor

The RSNS1 and RSNS2 are current sense resistors and $5m\Omega \sim 20m\Omega$ resistor value is recommended.

Using higher resistor value in high current application causes higher conduction loss. Typically, $10m\Omega$ is recommended. Resistor value can be adjusted depending on current limit and target power efficiency. If R_{SNSx} valued is adjusted, related R_{SSx} value should be adjusted simultaneously.

Please refer to 8.1.2 CC Charge current setting (ILIMx) for proper R_{SNSx} and R_{SSx} values.

The resistor power rating and temperature coefficient should also be considered.

The power dissipation is roughly calculated as P=I²R, and I is the highest current flowing through the resistor. The resistor power rating should be higher than roughly calculated power dissipation.

The resistor value can be varied if the temperature increased and the variation is decided by temperature coefficient along with temperature change. If high accuracy of current limit is required, select lower temperature coefficient resistor as much as possible.

9.4 **MOSFET selection**

The SC8803 is a synchronous 2-switch buck charger controller and it requires 2 NMOS for power switching circuit.

The V_{DS} of MOSFET should be higher than the highest operating voltage with enough margin (recommend more than 10V higher). For example, if the highest operating voltage is 20V, at least 30V rated V_{DS} MOSFET should be selected; If the highest operating voltage is 24V, 40V VDS voltage rating should be selected.

In the application, if the input and output voltage are higher than 10V, driver circuit voltage can reach 10V, and V_{GS} voltage rating of MOSFET should be selected higher than ±10V.

Considering PCB parasitic parameters during operation, driver voltage can be higher than VCC due to transient overshoot, and ±20V V_{GS} is recommended to secure sufficient margin.

The MOSFET current I_D should be higher than the highest input and output current with enough margin.

To ensure the sufficient current capability in relatively high temperature circumstance, the current rate at T_A=70°C or T_C

= 100°C should be considered. In addition, the power dissipation value PD should also be considered and higher P_D is better in applications. Make sure that MOSFET power consumption must not exceed P_D value.

The MOSFET R_{DS(ON)} and input capacitor C_{ISS} impact power efficiency directly. Typically, lower RDS(ON) MOSFET has higher C_{ISS}. The R_{DS(ON)} is related to conduction loss. Higher R_{DSON} results in higher conduction loss, thus lower efficiency and higher thermal dissipation; the C_{ISS} is related to MOSFET switch on/off time, and longer on/off time results in higher switching loss and lower efficiency. The proper MOSEFT should be selected based on tradeoff between the R_{DS(ON)} and C_{ISS}.

If high C_{ISS} MOSFET is selected, the switching on and off time become longer, then the dead time should be adjusted with DT pin to avoid simultaneous turn on for both high side and low side MOSFETs.

9.5 Driver resistor and SWx snubber circuit

For a convenient adjustment of MOSFET switching time and transient overshoot at EMI debugging, recommend to add 0603 series resistor between driver pins (LD, HD) and MOSFET Gate pins, and add RC snubber (0603) circuit at SW (refer to Figure 11 Driver resistor and SW snubber circuit)

The driver resistor should be placed near to MOSFET Gate pin. At first, add 0Ω and adjust the resistor value appropriately within 10Ω . After increasing the driver resistor value, the on time of high side and low side MOSFET should be monitored. If the dead time is insufficient, adjust dead time accordingly.




Figure 11 Driver resistor and SWx snubber circuit


The RC snubber circuit is required when the overshoot at SWx needs to suppressed. Leave RC snubber circuit as NC at the first time.





MECHANICAL DATA

QFN32L(0404x0.75-0.40)



单击下面可查看定价,库存,交付和生命周期等信息

>>SOUTHCHIP