

# SC8949 High Efficiency, Synchronous, Bi-directional Buck Charger Converter with Integrated MOSFETs and I2C Interface

# **1** Description

SC8949 is a synchronous buck charger with reverse boost discharging function. It integrates two N-channel MOSFETs with ultra-low Rdson and can support 5V high efficiency charging and discharging operation.

In charging mode, it steps down the input voltage to effectively charge the single cell battery. SC8949 supports trickle charging, constant current (CC) charging and constant voltage (CV) charging management functions automatically. When working in discharging mode (reverse boost mode), it can support 5V output and achieve up to 93% efficiency with 3V battery voltage for 5V4A output load.

The SC8949 features I2C interface, so the user can easily control the charging/discharging mode, and program the charging current, charging voltage, output voltage, and output current limits through I2C. It also monitors the VBUS status of up to three USB ports and provides three NMOS gate drivers to control the power path independently.

The IC also provides IMON pin, through which the MCU can monitor the VBUS / VBAT voltage, IBUS / IBAT current and the current of each port in real time. The NTC function guarantees the battery operation safety. All these features help simplify the system design and reduce the BOM.

The SC8949 supports under voltage protection, over voltage protection, over current protection, short circuit protection and over temperature protections to ensure safety under different abnormal conditions.

SC8949 adopts 32 pin 4mm x 4mm QFN package.

# 3 Applications

- Power Bank
- Li-ion Battery Charger
- Fast Charge

Smart USB Sockets

# 2 Features

- Charging management, including trickle charging, CC charging, CV charging and charging termination function
- 5V VBUS voltage operation
- Programmable battery voltage from 4.1V to 4.5V
- Integrated MOSFET with ultra-low Rdson
- Support 3V VBAT to 5V4A output with 93% efficiency
- Programmable VINREG voltage
- Programmable current limit with 25mA/step
- Programmable output voltage with 10mV/step
- Programmable cable drop compensation
- Insert detection for up to three USB ports
- Integrate N-Gate drivers for up to three USB ports
- Voltage and current monitor through IMON pin
- Supports pass-through operation
- Charging status indication
- Support NTC function
- Under voltage protection and over voltage protection
- Over current protection, short circuit indication and thermal shutdown protection
- QFN-32 4x4 package


## 4 Device Information

ORDER NUMBER	PACKAGE	BODY SIZE
SC8949QFER	32 pin QFN	4.0mm x 4.0mm x 0.75mm



SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE


# **5** Typical Application Circuit





SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

# 6 Terminal Configuration and Functions



#### TOP VIEW

TERMINAL		I/O	DESCRIPTION
NUMBER	NAME	1/0	DESCRIPTION
1, 24	NC	ĨC,	NC pin. Leave it floating
2	VAG	ο	NMOS gate driver to control the external NMOS of VA port. Controlled by VAG_ON bit
3	SNSP	_	Positive input of a current sense amplifier. Connect to one pad of the 10 m $\Omega$ current sense resistor to sense the current into or out from VBUS.
4	SINSN	I	Negative input of a current sense amplifier. Connect to one pad of the 10 m $\Omega$ current sense resistor to sense the current into or out from VBUS.
5, 20	VBUS	Ю	Power node of the buck charger.
6, 19	SW	IO	Switching Node. Connect to the inductor.
7-9,17-18	PGND	Ю	Power ground. Connect PGND and AGND together at a single point close to the IC.
10	SDA	Ю	I2C data line. Connect with a pull up resistor (typical 4.7 k $\Omega$ ).
11	SCL	Ι	I2C clock line. Connect with a pull up resistor (typical 4.7 k $\Omega$ ).



# **SOUTHCHIP SEMICONDUCTOR**

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

12	INT	0	Open drain output for interrupt signal.
13	VBAT	I	Supply current to the IC and also sense the battery voltage. Connect to the battery positive node. Place a 1 $\mu$ F capacitor from this pin to AGND as close to the IC as possible.
14	NTC	I	Connect to the Negative Temperature Coefficient (NTC) thermistor to sense the battery cell temperature for protection.
15	NTC_G	0	Open drain output. It disconnects the NTC resistor from ground in idle mode automatically to save power.
16	ВТ	I	Bootstrap a bias voltage for high side MOSFET driver. Connect a 100nF capacitor between BT pin and SW pin.
21	VSYS	I	Power supply to the IC. Connect to power rails with diodes. Place a 1 $\mu$ F capacitor from this pin to PGND as close to the IC as possible.
22	VCC	О	Output of internal 5V linear regulator. Connect a 1 $\mu$ F capacitor from VCC pin to <b>FGND</b> as close to the IC as possible.
23	LDO	0	Output of internal linear regulator. The output voltage can be set to 3.3Vor 2.8V through register.
25	AGND	IO	Analog ground. Connect PGND and AGND together at a single point close to the IC.
26	IMON	0	Used to monitor VBUS / VBAT voltage, IBUS / IBAT current, and the voltage drop of isolation MOS for VA / VB / VC ports
27	FB	I	Feedback node of VBUS voltage for external VBUS setting.
28	VC	I	Used to sense the VBUS status of the VC port. Connect a 1 $\mu\text{F}$ capacitor between VC and GND close to the USB port
29	VCG	0	NMOS gate driver to control the external NMOS of VC port. Controlled by VCG_ON bit.
30	VB	$\langle \circ \rangle$	Used to sense the VBUS status of the VB port. Connect a 1 $\mu F$ capacitor between VB and GND close to the USB port
31	VBG	ο	NMOS gate driver to control the external NMOS of VB port. Controlled by VBG_ON bit.
32	CVA	I	Used to sense the VBUS status of the VA port. Connect a 1 $\mu F$ capacitor between VA and GND close to the USB port
K	A		·
OF			



SC8949 DATASHEET DRAFT

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

# 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	VA, VB, VC, VBUS, VSYS, SNSP, SNSN	-0.3	9	
	SW	-3	9	V
Voltage range at terminals <sup>(2)</sup>	BT to SW	-0.3	6.5	V
	VAG, VBG, VCG	-0.3	14	V
	FB, IMON, VCC, LDO, NTC, NTC_G, VBAT, INT, SCL, SDA	-0.3	6.5	V
TJ	Operating junction temperature range	-40	150	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

## 7.2 Thermal Information

THERMAL RESISTA	QFN-32 (4mmX4mm)	UNIT	
θ <sub>JA</sub>	Junction to ambient thermal resistance	45	°C/W
θ <sub>JC</sub>	Junction to case resistance	9	°C/W

(1) Measured on JESD51-7, 4-layer PCB.

# 7.3 Handling Ratings

PARAMETER	DEFINITION	MIN	MAX	UNIT
ESD <sup>(1)</sup>	Human body model (HBM) ESD stress voltage <sup>(2)</sup>	-2	2	kV
	Charged device model (CDM) ESD stress voltage <sup>(3)</sup>	-750	750	V

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

(2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 7.4 Recommended Operating Conditions

		MIN	ТҮР	MAX	UNIT
VBUS	VBUS voltage range –internal setting for discharging mode	5		6	V
	VBUS voltage range – external setting for discharging mode	4.5		6	V
	VBUS voltage range – for charging mode	4.4		6	V
VBAT	VBAT voltage range	2.6		4.5	V



# SOUTHCHIP SEMICONDUCTOR

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

CBUS	Bulk capacitor for VBUS (effective value)	30			μF
C <sub>BAT</sub>	Bulk capacitor for VBAT (effective value)	30			μF
L	Inductance	1.5	2.2	3.3	μH
R <sub>SNS</sub>	Current sense resistor	10		10	mΩ
T <sub>A</sub>	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C
DAIA	south south				



SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

#### 7.5 Electrical Characteristics

 $T_{J}\text{=}~25^{\circ}\text{C}$  and  $V_{\text{BUS}}$  = 5V,  $V_{\text{BAT}}$  = 3.6V unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
SUPPLY VO	LTAGE					
	VBUS under-voltage lockout	Rising edge	2.4	2.5	2.7	
V <sub>UVLO_VBUS</sub>	threshold	Hysteresis		180	~	mV
	VBAT under-voltage lockout	Discharging mode, Rising edge		2.47	2.6	V
$V_{UVLO_VBAT}$	threshold	Hysteresis		220		mV
$I_{Q_VSYS}$	Quiescent current into VSYS	VSYS > VBAT; IDLE = 0,		0.12	0.2	mA
I <sub>Q_VBAT</sub>	Quiescent current into VBAT	non-switching, NTC and FB resistor dividers' bias current not included		5	10	μA
		VSYS open, IDLE = 1		40	70	μA
I <sub>SB_VBAT</sub>	Standby current into VBAT	VSYS > VBAT, IDLE = 1		3	20	μA
I <sub>SB_VSYS</sub>	Standby current into VSYS	VSYS = 5V, IDLE = 1		70	120	μA
VCC AND LI	00		Z			
V <sub>cc</sub>	VCC regulation voltage	ICC = 1~70mA IDLE = 0/1	4.9	5.1	5.35	v
1	VCC regulator ourrent limit	VSYS = VCC + 1V, IDLE = 0/1	70	100	130	mA
I <sub>VCC_LIM</sub>	VCC regulator current limit	VCC = 0V		30		mA
$V_{CC\_DROP}$	VCC dropout voltage	VSYS = 5V, ICC = 70mA		360	440	mV
VLDO	LDO regulation voltage	LDO set to 3.3V, ILDO = 1~50mA	3.23	3.30	3.37	V
V LDO	LDO regulation voltage	LDO set to 2.8V, ILDO = 1~50mA	2.73	2.80	2.87	V
$V_{\text{LDO}\_\text{DROP}}$	LDO dropout voltage	1LDO = 50mA, VBAT = 2.7V	440	500	640	mV
SWITCHING	AND POWER SWITCH					
	0.5	FSW_SET = 00	220	300	380	kHz
Fsw	Switching frequency	FSW_SET = 01	340	450	560	kHz
I SW	Switching requercy	FSW_SET = 10	450	600	750	kHz
		FSW_SET = 11	550	735	930	kHz
$R_{\text{dson}\_\text{HS}}$	On resistance of high side MOS			11		mΩ
$R_{\text{dson}\_\text{LS}}$	On resistance of low side MOS			8.5		mΩ
VOLTAGE A	ND CURRENT IN CHARGING MODE					
		VBAT_SET = 000, 4.1V target	4.059	4.08	4.1	V
~~		VBAT_SET = 001, 4.2V target	4.158	4.18	4.2	V
S,		VBAT_SET = 010, 4.25V target	4.208	4.23	4.25	V
V <sub>BAT_ACC</sub>	Battery voltage regulation accuracy	VBAT_SET = 011, 4.3V target	4.257	4.28	4.3	V
		VBAT_SET = 100, 4.35V target	4.307	4.33	4.35	V
		VBAT_SET = 101, 4.4V target	4.356	4.38	4.4	V
		VBAT_SET = 110, 4.45V target	4.406	4.43	4.45	V



# SC8949 DATASHEET DRAFT

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

Vear. Set = 111, 4.5V target         4.455         4.48         4.5         V           Vear. Set = 101, 4.5V target         4.265         4.48         4.5         V           Vear. Set = 000, 4.4V target         4.265         4.42         4.54         V           VinREG_SET = 001, 4.5V target         4.365         4.52         4.64         V           VinREG_SET = 010, 4.6V target         4.462         4.63         4.74         V           VinREG_SET = 101, 4.6V target         4.462         4.63         4.74         V           VinREG_SET = 101, 4.6V target         4.656         4.83         4.65         V           VinREG_SET = 101, 4.8V target         4.753         4.93         5.06         V           Vince         Over VBAT target         1176KL charge current, measured at BAT         1176KL set = 0         130         260         390         mA           Vince         End of charge current, measured at BAT         1176KL SET = 1         010         20         355         240         mA           Itrus         End of charger current threshold, measured at IBAT         1176KL_SET = 01         90         200         300         mA           Itrus         End of charger current threshold, measured at IBAT         1176KL_SET = 10<					IFIDENTIAL,		
Vinsea.vcc         VINREG voltage regulation accuracy         VINREG_SET = 001, 4.5V target         4.365         4.52         4.64         V           VINREG_SET = 010, 4.6V target         4.462         4.63         4.73         4.85         V           VINREG_SET = 100, 4.6V target         4.559         4.73         4.85         V           VINREG_SET = 100, 4.6V target         4.656         4.83         4.50         V           VINREG_SET = 101, 4.7V target         4.656         4.83         4.50         V           VINREG_SET = 101, 4.9V target         4.656         4.83         4.50         V           Vinneg         Trickle charge voltage threshold, over VBAT target         Rising edge         64%         560         680         mA           Iter_ms.         End of charge voltage threshold, measured at IBAT         ITRK_SET = 0         135         240         mA           Iter_ms.         End of charge current threshold, measured at IBAT         ITERM_SET = 01         190         300         400         mA           Iter.ms.         Recharge threshold         ITERM_SET = 01         190         300         400         mA           Iter.ms.         Recharge threshold         ITERM_SET = 01         190         300         400         mA			VBAT_SET = 111, 4.5V target	4.455	4.48	4.5	V
Verses         VINREG voltage regulation accuracy         VINREG_SET = 010, 4.6V target         4.462         4.63         4.74         V           VINREG_SET = 010, 4.6V target         4.559         4.73         4.85         V           VINREG_SET = 100, 4.8V target         4.656         4.83         4.95         V           VINREG_SET = 101, 4.9V target         4.656         4.83         4.95         V           VinREG_SET = 101, 4.9V target         4.753         4.93         6.95         V           VinREG_SET = 101, 4.9V target         4.753         4.93         6.95         V           VinREG_SET = 011, 4.9V target         4.753         4.93         6.95         V           VinREG_SET = 101, 4.9V target         64%         66%         66%         M           Iso1         Trickle charge voltage threshold, over VBAT target         ITRRL_SET = 0         130         260         390         mA           Iters_ae         End of charge voltage threshold, measured at IBAT         ITERM_SET = 0         90         200         300         mA           Iters_ae         EOC detection degiltch time         ITERM_SET = 1         190         300         mA           Iters_ae         Recharge threshold         RECH_SET = 0         96.0%			VINREG_SET = 000, 4.4V target	4.268	4.42	4.54	V
Viner         VINREG voltage regulation accuracy         Image: Control of the second of the s			VINREG_SET = 001, 4.5V target	4.365	4.52	4.64	V
Vesces Acc         accuracy         VINREG_SET = 011, 4.7V target         4.559         4.73         4.85           VINREG_SET = 100, 4.8V target         4.656         4.83         4.65         V           VINREG_SET = 101, 4.8V target         4.656         4.83         4.65         V           VinkeG_SET = 101, 4.9V target         4.753         4.93         5.08         V           VinkeG_SET = 101, 4.9V target         4.753         4.93         5.08         V           VinkeG_SET = 101, 4.9V target         4.753         4.93         5.08         V           VinkeG_SET = 101, 4.9V target         4.753         4.93         5.08         V           Itax mode         Introduction over VBAT target         Intr		VINREG voltage regulation	VINREG_SET = 010, 4.6V target	4.462	4.63	4.74	V
Image: control of the second	VINREG_ACC		VINREG_SET = 011, 4.7V target	4.559	4.73	4.85	
Trickle charge voltage threshold, over VBAT target         Reing edge Hysteresis         64%         66%         68%         near Poil           Iaxr_mod.         Trickle charge current, measured at IBAT         ITRKL_SET = 0         130         260         390         mA           Vsoc         End of charge voltage threshold, over VBAT target         ITRKL_SET = 1         490         540         680         mA           Itresu         End of charge voltage threshold, over VBAT target         ITERM_SET = 00         20         135         240         mA           Itresu         End of charge current threshold, measured at IBAT         ITERM_SET = 01         90         200         300         mA           Itresu         EOC detection degitch time         ITERM_SET = 01         190         300         400         mA           Itresu, EE         EOC detection degitch time         Itresu, SET = 0         190         300         400         mA           Itresu, SL         Recharge threshold         RECUSSET_0         96.0%         97.6%         98.8%         Itresu           Isous_um         Recharge threshold         RECUSSET_0         96.0%         97.6%         98.8%         Itresu         Itresu         S           Isous_um         Recharge threshold <td< td=""><td></td><td></td><td>VINREG_SET = 100, 4.8V target</td><td>4.656</td><td>4.83</td><td>4.95</td><td>v</td></td<>			VINREG_SET = 100, 4.8V target	4.656	4.83	4.95	v
Vrisol.         Investigation of the second second procession of the second second procession of the second second procession of the second secon			VINREG_SET = 101, 4.9V target	4.753	4.93	5.05	V
Over VBA1 target         Hysteresis         K           IbAT_TR0L         Trickle charge current, measured at IBAT         ITRKL_SET = 0         130         260         390         mA           IBAT         End of charge voltage threshold, over VBAT target         ITRKL_SET = 1         000         540         680         mA           IFTEM         End of charge voltage threshold, measured at IBAT         ITERM_SET = 00         20         135         240         mA           ITERM_SET = 01         90         200         300         mA           ITERM_SET = 10         190         300         400         mA           ITERM_SET = 10         190         300         400         mA           Iteres_seg         EOC detection deglitch time         4         s           VRECH         Recharge threshold         RECHISET = 1         96.0%         97.6%         98.8%           VRECH         Recharge threshold         IBUS_LIM set to 3A, DIR = 0/1         -5%         5%         1           Ibus_LIM         IBUS current limit accuract         IBUS_LIM set to 3A, DIR = 0/1         -5%         5%         1           Ibus_LIM         Minimum JBUS current limit clamping value docuract         Min_IBUS_clamp_setting = 10         170         250	VTOK		Rising edge	64%	66%	68%	
IBAT_TRUE         IBAT         ITRKL_SET = 1         400         540         680         mA           VEoC         End of charge voltage threshold, over VBAT target         1TRKL_SET = 1         987%         99%         100%           Iterm         End of charge voltage threshold, measured at IBAT         1TERM_SET = 00         20         135         240         mA           ItERM_SET = 00         20         135         240         mA           ItERM_SET = 01         90         200         300         mA           ItERM_SET = 10         190         300         400         mA           Iteoc_steg         EOC detection deglitch time         4         s         s           VRECH         Recharge threshold         RECHISET = 1         95.0%         96.4%         97.8%           VRECH         Recharge threshold         IBUS_LIM set to 3A, DIR = 0/1         -5%         5%         1           Ibus_LIM         IBUS current limit accuracy         IBUS_LIM set to 2A, DIR = 0/1         -5%         5%         1           Ibus_LIM         IBUS_LIM set to 5A, DIR = 0/1         -5%         5%         1         1           Ibus_LIM         Itemp.setting = 10         170         260         330         mA	V IRKL	over VBAT target	Hysteresis		4%		
IBAI         ITRKL_SET = 1         M00         540         680         mA           VEoc         End of charge voltage threshold, over VBAT target         ITERM_SET = 00         20         135         240         mA           Interm         End of charger current threshold, measured at IBAT         ITERM_SET = 00         20         135         240         mA           ITERM_SET = 01         90         200         300         mA           ITERM_SET = 10         190         300         400         mA           ITERM_SET = 10         190         300         400         mA           Itecc_exeg         EOC detection deglitch time         4         s           VRECH         Recharge threshold         RECH_SET = 0         96.0%         97.6%         98.8%           VRECH         IBUS_LIM set to 3A, DIR = 0/1         -5%         5%         IBUS_LIM set to 2A, DIR = 0/1         -5%         5%           IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%         mA         MA           IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%         mA           In	la	Trickle charge current, measured at	ITRKL_SET = 0	130	260	390	mA
Vecc         over VBAT target         IDD/s           Interval         End of charger current threshold measured at IBAT         ITERM_SET = 00         20         135         240         mA           ITERM_SET = 01         90         200         300         mA           ItERM_SET = 10         190         300         400         mA           ItERM_SET = 11         290         400         500         mA           VaccH         Recharge threshold         RECIPIENT         95.0%         96.4%         97.8%           URRENT LIMIT         IBUS_LIM set to 3A, DIR = 0/1         -5%         5%         1           IBUS_LIM         IBUS current limit accuracy         IBUS_LIM set to 2A, DIR = 0/1         -5%         5%         1           IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%         mA         1         1           IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%         MA         1         1         1         20%         20%	'BAI_IRKL	IBAT	ITRKL_SET = 1	400	540	680	mA
ITERM         End of charger current threshold, measured at IBAT         ITERM_SET = 01         90         200         300         mA           ITERM_SET = 10         190         300         400         mA           ITERM_SET = 10         190         300         400         mA           ITERM_SET = 10         190         300         400         mA           Iteoc_seg         EOC detection deglitch time         4         s           VRECH         Recharge threshold         RECHISET = 0         96.0%         97.6%         98.6%	V <sub>EOC</sub>			98%	99%	100%	
ITEEM         Interstant of the strange of an one based of the strange of an one based of the strange of an one based of the strange of the			ITERM_SET = 00	20	135	240	mA
International field         ITERM_SET = 10         190         300         400         mA           Iteoc_deg         EOC detection deglitch time         290         400         500         mA           Iteoc_deg         EOC detection deglitch time         4         s           VRECH         Recharge threshold         RECH_SET=0         96.0%         97.6%         98.8%           CURRENT LIMIT         RECH_SET=1         95.0%         96.4%         97.8%            IBUS_LIM         IBUS current limit accuracy         IBUS_LIM set to 3A, DIR = 0/1         -5%         5%            IBUS_LIM         IBUS current limit couracy         IBUS_LIM set to 2A, DIR = 0/1         -5%         5%            IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%              IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%              IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%              IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%              IBUS_LIM set to 0.5A, DIR = 0/1         -20%         300         mA	1	•	ITERM_SET = 01	90	200	300	mA
teoc_deg         EOC detection deglitch time         4         s           VRECH         Recharge threshold         RECH_SET_0         96.0%         97.6%         98.8%           CURRENT LIMIT         RECH_SET_1         95.0%         96.4%         97.8%            IBUS_LIM         IBUS current limit accuracy         IBUS_LIM set to 3A, DIR = 0/1         -5%         5%            IBUS_LIM         IBUS current limit accuracy         IBUS_LIM set to 2A, DIR = 0/1         -5%         5%            IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%              IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%              IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%              IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%              IBUS_LIM set to 0.5A, DIR = 0/1         120         200         280         mA            IBUS_LIM set to 0.5A, DIR = 0         120         200         280         mA            IBUS_LIM set to 0.5A, DIR = 0         50         125         330         mA            I	ITERM		ITERM_SET = 10	190	300	400	mA
Recharge threshold         RECH-SET = 0         96.0%         97.6%         98.8%           RECH-SET = 1         95.0%         96.4%         97.8%           CURRENT LIMIT           IBUS_LIM         IBUS current limit accuracy         IBUS_LIM set to 3A, DIR = 0/1         -5%         5%           IBUS_LIM         IBUS current limit accuracy         IBUS_LIM set to 2A, DIR = 0/1         -5%         5%           IBUS_LIM set to 0.5A, DIR = 0/1         -5%         5%         1           IBUS_LIM set to 0.5A, DIR = 0/1         -5%         20%           Min_IBUS_clamp_setting = 00         50         125         200         mA           Min_IBUS_clamp_setting = 01         120         200         280         mA           Min_IBUS_clamp_setting = 10         170         250         330         mA           Min_IBUS_clamp_setting = 11         220         300         380         mA           IBAT_LIM = 00, DIR = 0         3.6         3.9         4.3         A           IBAT_LIM = 10, DIR = 0         7         7.6         8.3         A           IBAT_LIM = 00, DIR = 1         5.2         5.7         6.3         A           IBAT_LIM = 01, DIR = 1         7         7.6         8.3 <td></td> <td>ITERM_SET = 11</td> <td>290</td> <td>400</td> <td>500</td> <td>mA</td>			ITERM_SET = 11	290	400	500	mA
VRECH         Recharge threshold         RECH_SET = 1         95.0%         96.4%         97.8%           CURRENT LIMIT         IBUS_CURRENT LIMIT         IBUS_LIM set to 3A, DIR = 0/1         -5%         5%         1           IBUS_LIM         IBUS current limit accuracy         IBUS_LIM set to 3A, DIR = 0/1         -5%         5%         1           IBUS_LIM set to 0.5A, DIR = 0/1         -5%         5%         1         20%         20%           IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%         1         10         200         280         mA           IBUS_MIN         Minimum IBUS current limit clamping value accuracy         Min_IBUS_clamp_setting = 01         120         200         280         mA           Min_IBUS_clamp_setting = 10         170         250         330         mA           Min_IBUS_clamp_setting = 11         220         300         380         mA           IBAT_LIM = 00, DIR = 0         3.6         3.9         4.3         A           IBAT_LIM = 10, DIR = 0         7         7.6         8.3         A           IBAT_LIM = 00, DIR = 1         5.2         5.7         6.3         A           IBAT_LIM = 01, DIR = 1         7         7.6         8.3         A	$t_{\text{EOC\_deg}}$	EOC detection deglitch time	$\sim$		4		s
RECH_SET = 1         95.0%         96.4%         97.8%           CURRENT LIMIT         IBUS_LIM set to 3A, DIR = 0/1         -5%         5%           IBUS_LIM set to 2A, DIR = 0/1         -5%         5%         1           IBUS_LIM set to 0.5A, DIR = 0/1         -5%         5%         1           IBUS_LIM set to 0.5A, DIR = 0/1         -5%         5%         1           IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%         1           IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%         1           IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%         1           IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%         1           IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%         MA           Min_IBUS_clamp_setting = 00         50         125         200         MA           Min_IBUS_clamp_setting = 10         170         250         330         MA           Min_IBUS_clamp_setting = 11         220         300         380         MA           IBAT_LIM = 00, DIR = 0         5.5         5.7         6.0         A           IBAT_LIM = 00, DIR = 0         7         7.6         8.3         A           IBAT_LIM = 00,	V	Deck owner there also also	RECH_SET = 0	96.0%	97.6%	98.8%	
IBUS_LIM         IBUS current limit accuracy         IBUS_LIM set to 3A, DIR = 0/1         -5%         5%           IBUS_LIM set to 2A, DIR = 0/1         -5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         5%         <	VRECH	Recharge threshold	RECH_SET = 1	95.0%	96.4%	97.8%	
IBUS_LIM         IBUS current limit accuracy         IBUS_LIM set to 2A, DIR = 0/1         -5%         5%           IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         1000         10000         1000         1000	CURRENT LIN	літ					
IBUS_LIM set to 0.5A, DIR = 0/1         -20%         20%           IBUS_MIN         Minimum IBUS current limit clamping value accuracy         Min_IBUS_clamp_setting = 00         50         125         200         mA           Min_IBUS_clamp_setting = 01         120         200         280         mA           Min_IBUS_clamp_setting = 01         170         250         330         mA           Min_IBUS_clamp_setting = 10         170         250         330         mA           Min_IBUS_clamp_setting = 11         220         300         380         mA           Min_IBUS_clamp_setting = 11         220         300         380         mA           IBAT_LIM = 00, DIR = 0         3.6         3.9         4.3         A           IBAT_LIM = 01, DIR = 0         5.5         5.7         6.0         A           IBAT_LIM = 10, DIR = 0         7         7.6         8.3         A           IBAT_LIM = 00, DIR = 1         5.2         5.7         6.3         A           IBAT_LIM = 01, DIR = 1         7         7.6         8.3         A           IBAT_LIM = 10, DIR = 1         7         7.6         8.3         A			IBUS_LIM set to 3A, DIR = 0/1	-5%		5%	
IBUS_MIN         Min_IBUS_current limit clamping value accuracy         Min_IBUS_clamp_setting = 00         50         125         200         mA           Min_IBUS_clamp_setting = 01         120         200         280         mA           Min_IBUS_clamp_setting = 10         170         250         330         mA           Min_IBUS_clamp_setting = 10         170         250         330         mA           Min_IBUS_clamp_setting = 11         220         300         380         mA           Min_IBUS_clamp_setting = 11         220         300         380         mA           IBAT_LIM = 00, DIR = 0         3.6         3.9         4.3         A           IBAT_LIM = 01, DIR = 0         5.5         5.7         6.0         A           IBAT_LIM = 10, DIR = 0         7         7.6         8.3         A           IBAT_LIM = 10, DIR = 1         5.2         5.7         6.3         A           IBAT_LIM = 01, DIR = 1         7         7.6         8.3         A           IBAT_LIM = 01, DIR = 1         7         7.6         8.3         A           IBAT_LIM = 10, DIR = 1         7         7.6         8.3         A	I <sub>BUS_LIM</sub>	IBUS current limit accuracy	IBUS_LIM set to 2A, DIR = 0/1	-5%		5%	
IBUS_MIN         Minimum IBUS current limit clamping value accuracy         Min_IBUS_clamp_setting = 01         120         200         280         mA           Min_IBUS_clamp_setting = 10         170         250         330         mA           Min_IBUS_clamp_setting = 10         170         250         330         mA           Min_IBUS_clamp_setting = 11         220         300         380         mA           IBAT_LIM = 00, DIR = 0         3.6         3.9         4.3         A           IBAT_LIM = 01, DIR = 0         5.5         5.7         6.0         A           IBAT_LIM = 10, DIR = 0         7         7.6         8.3         A           IBAT_LIM = 00, DIR = 1         5.2         5.7         6.3         A           IBAT_LIM = 00, DIR = 1         5.2         5.7         6.3         A           IBAT_LIM = 00, DIR = 1         5.2         5.7         6.3         A           IBAT_LIM = 00, DIR = 1         7         7.6         8.3         A           IBAT_LIM = 01, DIR = 1         7         7.6         8.3         A			IBUS_LIM set to 0.5A, DIR = 0/1	-20%		20%	
Ibus_MIN         Imminuity of constraint intercement         Imminuity of constraint intercement<			Min_IBUS_clamp_setting = 00	50	125	200	mA
Min_IBUS_clamp_setting = 10         170         250         330         mA           Min_IBUS_clamp_setting = 11         220         300         380         mA           Min_IBUS_clamp_setting = 11         220         300         380         mA           IBAT_LIM = 00, DIR = 0         3.6         3.9         4.3         A           IBAT_LIM = 01, DIR = 0         5.5         5.7         6.0         A           IBAT_LIM = 10, DIR = 0         7         7.6         8.3         A           IBAT_LIM = 10, DIR = 0         8.8         9.5         10.5         A           IBAT_LIM = 01, DIR = 1         5.2         5.7         6.3         A           IBAT_LIM = 01, DIR = 1         7         7.6         8.3         A           IBAT_LIM = 01, DIR = 1         7         7.6         8.3         A           IBAT_LIM = 01, DIR = 1         7         7.6         8.3         A           IBAT_LIM = 01, DIR = 1         7         7.6         8.3         A	1	Minimum IBUS current limit	Min_IBUS_clamp_setting = 01	120	200	280	mA
IBAT_LIM         IIBAT_LIM         IIIBAT_LIM         IIIBAT_LIM         IIIBAT_LIM         IIIIA         IIIIA         IIIIA         IIIIA         IIIIA         IIIIA         IIIIIA         IIIIA         IIIIIA         IIIIIA         IIIIIA         IIIIIA         IIIIIA         IIIIIIA         IIIIIIIIA         IIIIIIIIA         IIIIIIIIIIIIIA         IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	BUS_MIN	clamping value accuracy	Min_IBUS_clamp_setting = 10	170	250	330	mA
$IBAT\_LIM = 01, DIR = 0$ $IBAT\_LIM = 01, DIR = 0$ $IBAT\_LIM = 10, DIR = 0$ $IBAT\_LIM = 10, DIR = 0$ $IBAT\_LIM = 10, DIR = 0$ $IBAT\_LIM = 11, DIR = 0$ $IBAT\_LIM = 11, DIR = 0$ $IBAT\_LIM = 00, DIR = 1$ $IBAT\_LIM = 00, DIR = 1$ $IBAT\_LIM = 01, DIR = 1$ $IBAT\_LIM = 01, DIR = 1$ $IBAT\_LIM = 01, DIR = 1$ $IBAT\_LIM = 10, DIR $			Min_IBUS_clamp_setting = 11	220	300	380	mA
$I_{BAT\_LIM} = 01, DIR = 1$ $IBAT\_LIM = 01, DIR = 1$	1	S.	IBAT_LIM = 00, DIR = 0	3.6	3.9	4.3	А
$I_{BAT\_LIM} = 01, DIR = 1$ $IBAT\_LIM = 01, DIR = 1$	<b></b>	K	IBAT_LIM = 01, DIR = 0	5.5	5.7	6.0	А
$I_{BAT\_LIM} = 01, DIR = 1$ $IBAT\_LIM = 01, DIR = 1$	~~)		IBAT_LIM = 10, DIR = 0	7	7.6	8.3	A
IBAT_LIM = 00, DIR = 1         5.2         5.7         6.3         A           IBAT_LIM = 01, DIR = 1         7         7.6         8.3         A           IBAT_LIM = 10, DIR = 1         8.8         9.5         10.5         A	$\langle \rangle$		IBAT_LIM = 11, DIR = 0	8.8	9.5	10.5	А
IBAT_LIM = 10, DIR = 1         8.8         9.5         10.5         A	BAT_DM		IBAT_LIM = 00, DIR = 1	5.2	5.7	6.3	А
			IBAT_LIM = 01, DIR = 1	7	7.6	8.3	А
			IBAT_LIM = 10, DIR = 1	8.8	9.5	10.5	А
IDAI_LIW - 11, DIX - 1 10.2 11.4 12.0 A			IBAT_LIM = 11, DIR = 1	10.2	11.4	12.6	А



# SC8949 DATASHEET DRAFT

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

VOLTAGE IN	DISCHARGING MODE					
$V_{FB\_REF}$	Reference voltage at FB pin	FB_SEL = 1	1.176	1.2	1.224	V
IFB_BIAS	Bias current into FB pin	FB_SEL = 1, FB in regulation			50	nA
V <sub>BUS</sub>	VBUS output voltage accuracy	FB_SEL = 0, VBUS set to 5V	4.9	5	5.1	V
		CBLCOMP_CTRL = 01, 100k $\Omega$ pull up resistor of FB pin if FB_SET=1, R <sub>SNS</sub> = 10m $\Omega$	37	50	63	AV/a
R <sub>COMP_SET</sub>	Cable compensation ratio	CBLCOMP_CTRL = 10, 100k $\Omega$ pull up resistor of FB pin if FB_SET=1, R <sub>SNS</sub> = 10m $\Omega$	75	100	125	mV/A
		CBLCOMP_CTRL = 11, 100k $\Omega$ pull up resistor of FB pin if FB_SET=1, R <sub>SNS</sub> = 10m $\Omega$	112	150	188	mV/A
		CBLCOMP_CTRL = 01, 100k $\Omega$ pull up resistor of FB pin if FB_SET=1, R <sub>SNS</sub> = 10m $\Omega$	140	170	200	mV
$V_{\text{COMP}\_\text{clamp}}$	Cable compensation clamping voltage	CBLCOMP_CTRL = 10, $100k\Omega$ pull up resistor of FB pin if FB_SET=1, $R_{SNS} = 10m\Omega$	283	340	397	mV
		$\label{eq:cblcomp_ctrl} \begin{array}{l} \mbox{CBLCOMP_ctrl} = 11, \ 100 \mbox{k} \Omega \ \mbox{pull} \\ \mbox{up resistor of FB pin if FB_SET=1,} \\ \mbox{R}_{SNS} = 10 \mbox{m} \Omega \end{array}$	425	510	595	mV
POWER PATH	H MANAGEMENT					
R <sub>PU</sub>	Pull up resistance for VAG/VBG/VCG NGATE driver	SO		60		kΩ
R <sub>PD</sub>	Pull down resistance for VAG/VBG/VCG NGATE driver	$\langle \rangle$		2.5		kΩ
R <sub>DIS_VBUS</sub>	Discharging path from VBUS to PGND	VBUS_DISPATH = 1		1		kΩ
R <sub>DIS_VC</sub>	Discharging path from VC to PGND	VC_DISPATH = 1		1		kΩ
DETECTION	AND IMON MONITOR					
Vin_acok	Input power good threshold	Rising, for VB or VC as charging port	4.3	4.4	4.5	V
		Hysteresis		250		mV
VINDET	Phone detection threshold	For VA or VB as discharging port	1.9	2	2.1	V
	Small current detection threshold	Falling edge	10	50	80	mA
Ісом	for IBUS	Hysteresis		50		mA
Vimon	Suggested IMON output voltage range		0		2.8	V
KIMON_IBUS	IBUS current sensing ratio	$I_{IMON}$ / $I_{BUS}$ , $R_{SNS}$ = 10 m $\Omega$		5.47		µA/A
VIMON_IBUS_ACC		IBUS = 5A, $R_{SNS}$ = 10 m $\Omega$	-3.7%		3.7%	
U	IBUS current monitor accuracy <sup>(1)</sup>	IBUS = 2A, R <sub>SNS</sub> = 10 mΩ	-8%		8%	
KIMON_IBAT	IBAT current sensing ratio	$I_{IMON}$ / $I_{BAT}$ , $R_{SNS}$ = 10 m $\Omega$		4.31		μA/A



# SOUTHCHIP SEMICONDUCTOR

#### SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

	I		1			
$V_{\text{IMON}\_\text{IBAT}\_\text{ACC}}$	IBAT current monitor accuracy <sup>(1)</sup>	IBAT = 5A, R <sub>SNS</sub> = 10 mΩ	-5%		5%	
U		IBAT = 2A, $R_{SNS}$ = 10 m $\Omega$	-10%		10%	
KIMON_IPORT	Port current sensing ratio	I <sub>IMON</sub> / V <sub>DROP_X</sub>		416.7		μA/V
$V_{\text{IMON\_IPORT\_AC}}$	IPORT(Port A/B/C) current monitor	IPORT * Ron_Nx = 100mV	-10%		10%	
CU	accuracy <sup>(1)</sup>	IPORT * Ron_Nx = 30mV	-25%		25%	
K <sub>IMON_VBAT</sub>	VBAT voltage sensing ratio	I <sub>IMON</sub> / V <sub>BAT</sub>		10.06		μAV
V <sub>IMON_VBAT</sub> _accu	VBAT voltage monitor accuracy	VBAT = 4V	-2%		2%	
KIMON_VBUS	VBUS voltage sensing ratio	I <sub>IMON</sub> / V <sub>BUS</sub>		3.06		μA/V
V <sub>IMON_VBUS_ACC</sub>	VBUS voltage monitor accuracy	VBUS = 5V ~12V	-4%	$\sim$	4%	
t <sub>IMON_POR</sub>	Delay time for IMON pin to function after IC POR			200	250	ms
$t_{\text{IMON}\_\text{swith}}$	Establish time for IMON signal	10pF at IMON pin		)`	50	μs
PROTECTION	S					
	Battery over voltage threshold, over	Rising edge		103%		
V <sub>BAT_OVP</sub>	VBAT target	Hysteresis		2%		
R <sub>BAT_DISCH</sub>	Discharging path resistance at VBAT	, XC		1		kΩ
	Battery depleted voltage	Rising edge	2.10	2.26	2.40	V
V <sub>BAT_DPL</sub>		Hysteresis		200		mV
I <sub>BAT_DPL</sub>	Charging current to depleted battery	S		300		mA
	FB over voltage threshold for external VBUS setting, measured over $V_{FB\_REF}$	FB_SEL = 1, Rising edge	108%	110%	112%	
$V_{\text{FB}\_\text{OVP}}$		FB_SEL = 1, Hysteresis		6%		
V <sub>BUS_OVP</sub>	VBUS over voltage threshold for internal VBUS setting	FB_SEL = 0, Measured as V <sub>BUS_OVP</sub> – V <sub>BUS_SET</sub> Rising edge	0.4	0.5	0.6	V
		Hysteresis		0.3		V
	FB short circuit protection threshold	Rising edge	90	110	130	mV
V <sub>FB_SC</sub>	for external VBUS setting	Hysteresis		20		mV
~	VBUS short circuit protection	Falling edge	10	160	300	mV
V <sub>BUS_SC</sub>	threshold, measured as VBAT – VBUS	Hysteresis		90		mV
Ô,		VBUS_UVP_SET = 0 Falling edge	3.6	3.8	4.0	V
		Hysteresis		110		mV
$V_{\text{BUS}\_\text{UVP}}$	VBUS under voltage threshold	VBUS_UVP_SET = 1 Falling edge	4.3	4.4	4.6	V
		Hysteresis		170		mV
				170		



# SOUTHCHIP SEMICONDUCTOR

#### SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

tHICCUP	Hiccup time for short circuit protection			500		ms
NTC THRES	HOLD					
M	NTC cold threshold for charging	Rising edge	75.6%	76.1%	76.6%	
$V_{\text{COLD}_{CH}}$	mode, as percentage of VCC	Hysteresis		0.7%		
M	NTC cool threshold for charging	Rising edge	69.5%	70%	70.5%	$\sim$
V <sub>COOL_CH</sub>	mode, as percentage of VCC	Hysteresis		1.3%		
M	NTC hot threshold for charging	Falling edge	41.2%	41.7%	42.2%	
V <sub>HOT_CH</sub>	mode, as percentage of VCC	Hysteresis		2.6%		
M	NTC cold threshold for discharging	Rising edge	86.1%	86.4%	<b>87</b> .1%	
$V_{\text{COLD}_{DM}}$	mode, as percentage of VCC	Hysteresis		0.7%		
	NTC hot threshold for discharging	Falling edge	30.7%	31.4%	31.7%	
$V_{HOT\_DM}$	mode, as percentage of VCC	Hysteresis		2.6%		
	NTC disable threshold, as	Falling edge	14.5%	15.0%	15.5%	
V <sub>DISNTC</sub>	percentage of VCC	Hysteresis		10%		
R <sub>NTC_SW</sub>	RON of NTC switch			25		Ω
I2C AND LO	GIC CONTROL	CX,	I			
V <sub>IL</sub>	SCL, SDA input low voltage				0.4	V
V <sub>IH</sub>	SCL, SDA input high voltage		1.2			V
ISINK_SCL/SDA	SCL/SDA pin sink current	V <sub>SCL/SDA</sub> = 0.4V	40			mA
I <sub>SINK_INT</sub>	INT pin sink current	V <sub>INT</sub> = 0.4V	10	25	35	mA
t <sub>PULINT</sub>	Interrupt pulse width (logic low)	. 9	0.7	1	1.3	ms
SOFTSTART						
t <sub>delay_CH</sub>	Delay time for charging	VBUS = 5V, from PSTOP low to IC starting charging		8		ms
t <sub>ss</sub>	Soft-start time for discharging	VBUS from VBAT to 5V in discharging mode, VBAT = 3.7V, CVBUS=100µF		250		μs
THERMAL S	HUTDOWN					
-		Rising		165		°C
T <sub>SD</sub>	Thermal shutdown temperature	Hysteresis	15			°C

Note: (1) layout sensitive. Refer to Layout Guide or demo board PCB layout for good layout practice.




# SC8949 DATASHEET DRAFT

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

#### 7.6 Typical Characteristics


The flowing diagrams show typical performance of SC8949.




IBUS\_SET=1A


IBUS\_SET=1A











TJ-Junction Temperature - °C

40

60

80

20




Figure 11 VBAT Over Voltage Protection VS Junction Temperature

# SC8949 DATASHEET DRAFT

100

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

700

650

600

550

500

-20

0


FSW-600 -KHZ



SC8949 DATASHEET DRAFT SOUTHCHIP SEMICONDUCTOR

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

# 8 Functional Block Diagram



**Function Block Diagram** 



#### 9 Detailed Description

The SC8949 is a high efficiency buck charger with integrated power switches of ultra-low Rdson. It can charge a single cell battery with 5V input voltage in charging mode, and also support boost mode/discharging mode with 5V output voltage. The ultra-low Rdson allows SC8949 to achieve 93% efficiency from 3V battery to 5V 4A output.

#### 9.1 Charging Mode

User can set the charging mode and discharging mode by DIR bit.

When DIR bit is set to 0, the IC is set in charging mode to charge the battery cells. The IC initiates charging operation when below conditions are satisfied:

If FORCE\_CH = 0

- 1. DIR = 0
- 2. IDLE = 0
- 3. PSTOP = 0
- At least one of the VB / VC port is configured as charging port, and the corresponding NGATE driver is turned on

If FORCE\_CH = 1

- 1. DIR = 0
- 2. IDLE = 0
- 3. PSTOP = 0

When above conditions are satisfied, the IC initiates charging operation.

Note: during charging operation, if VBUS < VINREG\_SET [2:0], IC works in VINREG loop, and the charging current is 0. See details in 9.1.6 Self-adaptive Charging Current section.

In charging mode, the IC monitors the battery voltage through VBAT pin, and monitors the charging current through external current sense resistor (typ. 10 m $\Omega$ ). The IC charges the battery cells according to below typical charging profile.




Figure 13 Typical Charging Profile

# SC8949 DATASHEET DRAFT

#### SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

When battery voltage is below trickle charge threshold, the IC charges the cells with IBAT current set by ITRKL\_SET bit; when VBAT is above the threshold, the IC enters into Constant Current charging phase with constant current set by IBUS\_LIM[7:0] or IBAT\_LIM[1:0]. When the cell voltage reaches the VBAT target, it enters into Constant Voltage charge phase, and charges the cells with gradually decreased current. Once termination voltage and termination current conditions are satisfied, the IC enters into End of Charge phase. In this phase the IC can either terminate the charging or keep charging the cells, depending on how user configures the IC.

#### 9.1.1 Trickle Charge

The trickle charge voltage threshold is 65% (typ.) of the battery voltage target. When in trickle charge phase, the battery charging current IBAT is regulated to the value set by ITRKL\_SET bit.

When in trickle charging phase, IBAT\_Loop bit is set to 1 to indicate the battery current is under regulation.

If the battery voltage is depleted and lower than 2V (typ.), the IC charges the battery with 300mA (typ.) current.

#### 9.1.2 CC Charge (Constant Current Charge)

When VBAT is higher than the trickle threshold, the IC charges the battery cells with constant current set by IBUS limit or IBAT limit. The current limit value can be changed dynamically. For any change of IBUS\_LIM[7:0] to take effect, user shall write IBUS\_LIM\_Load bit to 1 to load the new setting.

The IC regulates the current which reaches the limit value first. For example, if IBUS current limit is set to 3A, IBAT limit is set to 10A, and when IBUS reaches 3A, IBAT is only 6A, the IC will regulate the IBUS at 3A.

In CC charging phase, IBAT\_Loop bit or CC\_Loop bit is set to 1 to indicate either IBAT or IBUS current is under regulation.

#### 9.1.3 CV Charge (Constant Voltage Charge)

The VBAT target voltage is set by VBAT\_SET[2:0]. When the battery voltage reaches 98% of the target voltage, the IC enters into CV charge phase. In this phase, the IC regulates the VBAT voltage, and charging current reduces gradually.

When in CV charging phase, CV\_Loop bit is set to 1 to indicate the VBAT voltage is under regulation.



#### 9.1.4 EOC (End of Charge)

When below conditions are satisfied, the IC enters into EOC phase, and set EOC bit to 1 to report the status.

- 1. the VBAT voltage is above 99% of VBAT target
- 2. the IBAT current is below ITERM\_SET[1:0]
- 3. the IC is working in CV charge phase
- 4. above conditions are satisfied for more than 4sec

If DIS\_TERM = 0, the IC stops switching to terminate the charging after EOC bit is set to 1; if DIS\_TERM = 1, the IC keeps switching and regulating the battery cell voltage at the target value after EOC.

#### 9.1.5 Recharge

If the IC terminates charging after EOC, the battery voltage may drop due to leakage or operation current from battery cells. Once the VBAT voltage drops below  $V_{RECH}$  threshold, the EOC bit is cleared, and the IC enters into CC charge phase to recharge the battery. The SC8949 supports two  $V_{RECH}$  thresholds, and can be set through RECH\_SET bit.

#### 9.1.6 Self-adaptive Charging Current

During charging, if the IBUS charging current is higher than adapter's current capability, the adapter will be overloaded and the VBUS voltage pulled low.

The IC supports dynamic power management. The allowed minimum VBUS operation voltage for charging is set by VINREG\_SET [2:0]. Once VBUS voltage drops to VINREG threshold, the IC reduces the charging current automatically and regulates the VBUS at VINREG threshold. If the VBUS voltage drops below VINREG threshold, the IC reduces the charging current to 0.

VINREG\_Loop bit is set to 1 to indicate the charger is under VINREG regulation.

Note: To avoid abnormal switching during battery charging, VINREG threshold which is set by VINREG\_SET [2:0] should keep higher than battery voltage. User can set the a fixed VINREG threshold by VBAT\_SET[2:0] or a dynamic VINREG threshold with the battery voltage change.

For example, when a 4.4V battery is used:

1. Set the VINREG threshold at 4.6V as a fixed value

 Set the VINREG threshold at 4.5V if the battery voltage is lower than 4.2V; when the battery is fully charged and the battery voltage is higher than 4.25V, then set the VINREG threshold at 4.6V. The battery voltage can be monitored by the IMON function. See VBAT and VBUS Voltage Monitor for more details. SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

SC8949 DATASHEET DRAFT

The following table shows recommend VINREG setting with the consideration of the VINREG and the IMON accuracy.

#### Table 1 Recommed VINREG configuration

			0	
VBAT	4.1V/4.2V	4.25V/4.3V	4.35V/4.4V	4.45V/4.5V
VINREG	≥4.4V	≥4.5V	≥4.6V	≥4.7V

# 9.2 Discharging Mode



When DIR bit is set to1, the IC is set to discharging mode. The IC initiates the boost operation, and boosts the VBAT voltage to VBUS target when below conditions are satisfied:

- 1. DIR = 1
- 2. IDLE = 0
- 3. PSTOP = 0
- 4. VBAT > VBAT\_UVLO

The IC supports two ways of regulating VBUS output:

If FB\_SEL is set to 0, internal feedback resistors are used and the VBUS output is set by VBUS\_SET[9:0]. The default output is 5V, and can be adjusted from 5V to 6V with 10mV per step as below:

VBUS (V) =  $5V + 10mV \times (VBUS\_SET[9:2] \times 4 + VBUS\_SET[1:0])$ 

User shall write VBUS\_SET\_Load bit to 1 to load the VBUS setting otherwise the change will not take effect.

If FB\_SEL is set to 1, the IC detects VBUS by external feedback resistors connected at FB pin, and regulates FB voltage at 1.2V. The output voltage can be set as below.

VBUS = VREF x 
$$(1 + \frac{RUP}{RDOWM})$$

Where, VREF is the reference voltage, which is fixed at 1.2V. RUP and RDOWN are the external resistors connected at FB pin.

User can leave FB pin floating if internal setting is configured. If external setting is set, keep VBUS\_SET[9:0] at default values.

User shall make sure the VBUS output voltage is set below 6V. If a higher voltage is set, the IC may be damaged.


User shall keep the FB\_SEL unchanged while the IC operates. Change is only allowed when PSTOP = 1 or IDLE = 1.

Copyright © 2020, Southchip Semiconductor Technology (Shanghai) Co., Ltd.



#### 9.2.1 PFM Operation

To reduce the switching loss, the IC features Pulse-Frequency Modulation (PFM) operation under light load condition for discharging mode. The IC decreases the frequency automatically to reduce the switching loss so the efficiency can be improved under light load condition. Below figure shows the output voltage behavior of PFM mode.



#### Figure 14 PFM mode illustration

#### 9.2.2 Cable Drop Compensation

Due to the cable resistance, there is normally obvious voltage drop on the USB cable under heavy load condition, causing the voltage at the other end of the cable low. To compensate the voltage drop, the SC8949 features cable drop compensation function in discharging mode. The output voltage can increase along with the output current according to the relationship as below:

VBUS\_COMP = VBUS + IBUS\* RCOMP\_SET

where

V<sub>BUS\_COMP</sub> is the compensated output at VBUS pin,

V<sub>BUS</sub> is the original output setting,

IBUS is the output current sensed by SNSP and SNSN pins,

R<sub>COMP\_SET</sub> is the compensation ratio set by CBLCOMP\_CTRL[1:0].

The compensation voltage ( $I_{BUS}^*$  R<sub>COMP\_SET</sub>) is clamped at 140/320/500mV for 50/100/150mV/A setting respectively.

The cable drop compensation function is default disabled, and can be turned on and configured by CBLCOM\_CTRL [1:0]. It is effective for both external and internal VBUS setting ways. If external setting is used, Rup of the resistor divider shall be fixed to  $100k\Omega$ .

#### 9.2.3 Current Limit in Discharging Mode

When DIR is set to 1, the IC monitors the discharging current

SC8949 DATASHEET DRAFT

#### SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

through the voltage drop from SNSN pin to SNSP pin (opposite direction of charging mode). IBUS\_LIM [7:0] and IBAT\_LIM [1:0] are still functional in discharging mode for over current protection. Once the current reaches the limit setting, the duty cycles is reduced so to regulate the current at the setting.

#### 9.3 Port Configuration



The SC8949 integrates the port detection and control circuit for up to three USB ports: VA, VB and VC.

For VA port, it can only work as discharging port, and just the current from VBUS to VA is allowed. It supports phone insert detection function.

For VB port, it can be configured as either charging port or discharging port.

 If VB\_SET = 0, it works as charging port: adapter insert and removal detection are supported, and the current shall flow from VB to VBUS

if VB\_SET = 1, it works as discharging port: phone insert detection function is supported, and the current shall flow from VBUS to VB

For VC port, it is normally used for DRP TYPE-C port.

- when C\_DIR = 0, it works as charging port: adapter insert and removal detection are supported, and the current shall flow from VC to VBUS
- when C\_DIR = 1, it works as discharging port: the current shall flow from VBUS to VC. However,
- VC port is designed for TYPE-C port configuration, but it can also be configured as a Micro-B charging port with C\_DIR = 0. VC doesn't support phone insert detection function even with C\_DIR = 1, so it cannot be configured as a USB-A discharging port.

Note: If VC port works as charging port, the VC discharging patch (VC\_DIS) should be always enabled to establish correct adapter insert and removal detection

To avoid false detection and reduce system level ESD stress, a 1  $\mu$ F(typ.) MLCC is recommended between VA/VB/VC and GND close to the USB port respectively. If the port is configured as Micro-B port or Type-C port, it is highly recommended to put a 1  $\mu$ F capacitor at USB port and another 1  $\mu$ F capacitor close to the chip.

The supported configurations are summarized as below.



#### SOUTHCHIP SEMICONDUCTOR

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

Table	21	Port	Configuration
-------	----	------	---------------

	· ····· - · · · · · · · · · · · · · · ·												
	Direction	Port		F	Function	Ca	Can be configured as						
Pin	Control Bit	Function	Current direction	Phone insert detection (INDET)	Adapter insert and removal detection (ACOK)	USB-A	Micro-B	TYPE-C					
VA	NA	discharging	VBUS to VA	yes		yes		DFP					
VB	VB_SET = 0	charging	VB to VBUS		yes		yes	UFP or DRP					
VD	VB_SET = 1	discharging	VBUS to VB	yes		yes		DFP or DRP					
VC	C_DIR = 0	charging	VC to VBUS		yes		yes	UFP or DRP					
vC	C_DIR = 1	discharging	VBUS to VC					DFP or DRP					

#### 9.4 Power Path Management

The IC provides three NMOS gate drivers for VA / VB / VC ports respectively.

The NGATE driver must be combined with corresponding port, that is, VAG can only be used for VA, VBG only for VB, and VCG only for VC.

When the driver is turned on, its VGS (from gate to VBUS) is equal to VCC. When it is turned off, the gate is pulled to ground. +7V clamping circuit for VGS of each NGATE driver is implemented to protect the NMOS. However, when the NGATE is off, no negative clamping is implemented.

Either a single NMOS or back-to-back NMOS can be used for each port as shown in typical application circuit. The VGS rating of the NMOS must be considered for the safe operation.

The NGATE driver is controlled by VAG\_ON / VBG\_ON / VCG\_ON bits respectively. However, they will be forced off no matter how the bits are set in some scenarios as below:

- 1. in standby mode (IDLE = 1), for all NGATE drivers
- during boost soft-start in discharging mode if BlockSS = 0, for all NGATE drivers. The NGATE drivers return to normal operation after soft-start ends.
  - a) If BlockSS = 1 the boost soft-start will not impact the NGATE drivers.
- 3. Under protections as
  - a) input over voltage protection or under voltage protection (ACOK = 0), for corresponding NGATE driver

b) short circuit protection, for all NGATE drivers.

Refer to Adapter Detection section and Protections sections for details.

The NGATE driver status may affect the charging operation, depending on FORCE\_CH bit as below:

• if FORCE\_CH = 0, charging operation is only allowed when one of the VB / VC port is configured as charging

port, and its NGATE driver is turned on.

• If FORCE\_CH = 1, the gate driver status will not affect the charging operation.

If other charging port is designed in the system, which is not controlled by the IC, the MCU shall set the FORCE\_CH bit to 1 so to allow charging operation.

# 9.5 Phone Insert Detection

For the discharging port (VA or VB with VB\_SET = 1), phone insen detection function is supported.

While the isolation MOS is off, the port (VA or VB) is only biased by an internal weak pull up. After a phone is inserted, the port voltage is pulled low by the operating current of the phone, so the IC can detect the phone attachment. When phone insert is detected, the corresponding interrupt bit (INDET\_A or INDET\_B) is set to inform MCU.

#### 9.6 Adapter Detection

For the charging port (VB with VB\_SET = 0, or VC with C\_DIR = 0), the IC can detect the attachment / detachment of the adapter, and indicate the status through IN\_UVP (B\_IN\_UVP or C\_IN\_UVP) and ACOK (VB\_ACOK or VC\_ACOK) bits.

#### 9.6.1 IN\_UVP Bit

IN\_UVP is a status bit which reflects the under voltage condition. When the port voltage is lower than  $V_{IN\_ACOK}$ , the bit is set to 1, indicating the adapter is bad or removed; when the port voltage is higher than  $V_{IN\_ACOK}$  threshold, the bit is cleared to 0.

#### 9.6.2 ACOK Bit

ACOK is an interrupt bit to report whether the adapter is good or bad.

The ACOK bit can reflect the under voltage status, depending on EN\_INUVP bit as below:



- When EN\_INUVP = 1, ACOK bit can also reflect the under voltage status, that is, the port voltage is lower than VIN ACOK
- When EN\_INUVP = 0, it only reflect over voltage status.

When ACOK bit toggles (changes from 0 to 1 or from 1 to 0), the SC8949 generates an interrupt pulse at INT pin, to report the status change.

The reset of ACOK also initiates the protection mechanism, that is, the IC forces the corresponding NGATE driver off. For example, if VB\_SET = 0, the VBG driver is forced off when  $VB_ACOK = 0$ .

Note: the port voltage may drop below VIN ACOK for a short period during charging startup due to inrush current. In order to avoid false trigger of the ACOK protection, it is suggested to set EN INUVP to 0 during the charging startup and set it to 1 after startup.

#### 9.7 Small Current Indication

The IC monitors its output current IBUS in discharging mode.

Once the IBUS is lower than 50mA typical, it reports the status to MCU through ICOM bit.

#### 9.8 Pass-Through Mode

If DIR = 0 and Pass-Through = 1, the IC is set Pass-Through mode, or called discharging-while-charging mode.

As same as in the charging mode, the IC works in buck mode and charges the battery. The only difference is that in pass-through mode, VBUS short circuit protection and VBUS under voltage protection are activated after charging starts. See 9.16 Protections section for protection details.

The IC doesn't determine it is in pass-through mode according to port status. It only enters into pass-through mode under the DIR and Pass-Through bits control.

# 9.9 Current and Voltage Monitor Function

The IC monitors the VBUS, VBAT, IBUS, IBAT, and voltage drop across each isolation NMOS in real time. It can output a proportional current Io at IMON pin to the selected object as shown below, providing a way for MCU to monitor the IC input/output status.

User can use  $27k\Omega$  for R<sub>IMON</sub> as a starting point, and can adjust the resistance if necessary.

# SC8949 DATASHEET DRAFT

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE




Figure 15 IMON monitor illustration

Leave 250ms delay time for the IMON function to work when the IC is just powered up from VBAT or VSYS.

After power up, when the IMON is switched between different objects, leave at least 50 µs time for the new IMON signal to establish. >10pF capacitor in parallel with RIMON will cause longer establish time. 10 times of the RC constant time shall be considered for establishment for better signal sampling.

The IMON function keeps working when PSTOP = 1 but is disabled to save power when IDLE = 1.

#### 9.9.1 **IBUS and IBAT Current Monitor**

When IMON\_SEL[2:0] = 000B, IBUS current is monitored at IMON pin. When IMON\_SEL[2:0] = 001B, IBAT current is monitored.

The DIR bit sets the IBUS / IBAT current monitor direction.

When DIR = 0, the charging current is monitored. If the current is out from battery, the IMON pin will indicate as 0A.

Similarly, when DIR = 1, the discharging current is monitored. If the current direction is into battery, the IMON pin indicates as 0A.

The relationships between IMON pin voltage and IBUS/IBAT current is shown as below:



$$IBUS = \frac{V_{IMON}}{K1 \times R_{IMON}}$$

$$IBAT = \frac{V_{IMON}}{K2 \times R_{IMON}}$$

Where K1 = 5.47 x  $10^{-6}$ , K2 = 4.31 x  $10^{-6}$ , R<sub>IMON</sub> is the resistor connected at IMON pin.

For above calculation,  $10m\Omega$  current sense resistor must be used.

#### 9.9.2 Port Current Monitor

When IMON\_SEL[2:0] = 010B / 011B / 100B, the voltage drop across the NMOS of VC / VB / VA port is monitored at IMON pin respectively. The relationship is shown as below:

$$V_{IMON} = K3 \times V_{drop_X} \times R_{IMON}$$
$$I_X = \frac{V_{drop_X}}{R_{dson_X}} = \frac{V_{IMON}}{K3 \times R_{IMON} \times R_{dson_X}}$$

Where  $V_{drop_X}$  is the voltage drop between the isolation MOS for VX port, that is, the voltage drop between SNSP pin and VX pin;  $R_{dson_X}$  is the Rdson of the isolation MOS including the path resistance between SNSP pin and VX pin.

$$X = A / B / C$$
; K3 = 4.167 x 10<sup>-4</sup>.

The voltage drop compliant with discharging direction is monitored for VA port;


VB\_SET and C\_DIR set the monitor direction for VB and VC ports.

If the real current direction is opposite to the setting, the IMON pin will indicate as 0A.

#### 9.9.3 VBUS and VBAT Voltage Monitor

Besides the current information, the IMON pin can also be used to monitor the VBUS and VBAT voltage when  $IMON\_SEL[2:0] = 101B / 110B$ .

The VBUS and VBAT can be calculated as:



Where  $K4 = 10.06 \times 10^{-6}$  and  $K5 = 3.06 \times 10^{-6}$ 

#### 9.10 Discharging Path

The IC provides a discharging path of  $1k\Omega$  impedance from VBUS to ground. The MCU can turn on or off the discharging path by VBUS\_DISPATH bit.

Similarly, the IC also provides a discharging path of  $1k\Omega$  impedance from VC to ground, and the MCU can turn on or off the discharging path by VC\_DISPATH bit.

The discharging paths are designed to pull down the residue voltage on VBUS capacitor or on VC port when necessary. It is important to properly configurate VC or VBUS discharging patch during charging mode:

- 1. Keep VC\_ DISPATH is enabled when VC port is configurated as a charging port.
- Keep VBUS\_ DISPATH is enabled when FORCE\_CH mode is used.

# 9.11 NTC Function


The SC8949 can monitor the battery cell temperature through Negative Temperature Coefficient thermistor (NTC thermistor). The NTC thermistor shall be connected at NTC pin with external divider as shown in below figure.

The IC compares the NTC voltage with internal thresholds, so to decide whether the battery temperature is within a good range. If the temperature is outside the range, the IC stops the charging or discharging operation automatically for battery safety.

MCU can check the NTC status through STA1 register.

There is an internal switch between NTC\_G and AGND pin. When IDLE = 1, the switch is auto-off, so to reduce the leakage. When IDLE = 0, the switch is auto-on, and the NTC function resumes after a 50ms delay.

User can short NTC pin to ground to disable the NTC function.



#### Figure 16 NTC Circuit

#### 9.11.1 NTC for charging mode

There are four temperature zones for charging mode: cold, cool, normal and hot.

To initiate a charging cycle, the NTC voltage must be within



the cool or the normal range. When it is in the normal range, the SC8949 charges the battery normally. If in the cool range, the IBUS current is reduced to 1/2 of the setting value automatically. When beyond the normal or cool range, the IC suspends charging until the NTC voltage is within the range again.

The IC reports the abnormal temperature status by NTC\_HOT, NTC\_COOL and NTC\_COLD bits.

Use below equation to calculate the RT1/RT2 resistance when a 103AT NTC thermistor is used as shown in the application circuit.

$$R_{T2} = \frac{R_{COLD} \times R_{HOT} \times \left(\frac{VCC}{V_{COLD\_CH\_R}} - \frac{VCC}{V_{HOT\_CH\_F}}\right)}{R_{HOT} \times \left(\frac{VCC}{V_{HOT\_CH\_F}} - 1\right) - R_{COLD} \times \left(\frac{VCC}{V_{COLD\_CH\_R}} - 1\right)}$$

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

SC8949 DATASHEET DRAFT

$$R_{T1} = \frac{\frac{VCC}{V_{COLD\_CH\_R}} - 1}{\frac{1}{R_{T2}} + \frac{1}{R_{COLD}}}$$

Where,  $R_{HOT}$  is the NTC resistance at the hot temperature threshold;  $R_{COLD}$  is the resistance at the cold threshold.


For example, select 0°C (cold) to 45°C (hot) as the range for the charging. So  $R_{COLD} = 27.28 \text{ k}\Omega$ ,  $R_{HOT} = 4.91 \text{ k}\Omega$ (resistance of 103AT thermistor at 0°C and 45°C).

So the calculation results are:

RT1 = 6.8 kΩ

RT2 = 120 kΩ

With above setting, the cool temperature threshold is around 10°C.



#### 9.11.2 NTC for discharging mode

There are three zones for discharging mode: cold, normal and hot. The NTC voltage must be within the normal range for normal operation.

The hot and cold thresholds are adjusted under discharging


mode. When RT1 = 6.8 k $\Omega$  and RT2 = 120 k $\Omega$ , the hot threshold is around 60°C, and the cold threshold is around -20°C.

The IC reports the abnormal temperature status by NTC\_HOT and NTC\_COLD bits for discharging mode.



SOUTHCHIP SEMICONDUCTOR

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE



#### 9.12 Switching Frequency

In charging mode (buck mode), the IC works in constant off time control; in discharging mode (boost mode), it works in constant on time control. The switching frequency can be configured through FSW\_SET[1:0] bits for both charging mode and discharging mode.

#### 9.13 **Operation Modes**

User can use PSTOP bit and IDLE bit to disable parts of the IC circuits.

#### 9.13.1 Power Stop Mode

When PSTOP = 1, the IC stops the DCDC switching operation no matter in charging or discharging mode. The other circuits (including the NGATE drivers, IMON function) still work normally. It is called power stop mode.

The loop status indication bits are cleared when PSTOP is

#### 9.13.2 Standby Mode

set to 1

When IDLE = 1, the IC enters into Standby mode with most functions disabled to save power.

The IC stops switching and forces all NGATE drivers off; the IMON and NTC function are also disabled; the internal switch at NTC\_G pin disconnects NTC resistor divider.

The VCC regulator and LDO, I2C interface, phone insert detection and adapter detection circuit still work in standby mode. MCU can still configure the IC through I2C. The typical standby current drawn from VBAT pin is around 40 μA.

The different operation modes are summarized below.

IDLE bit	PSTOP bit	Mode	VCC and LDO	DCDC switching	NGATE drivers	IMON function	NTC function	I2C interface
Or	0	Active	Enabled	Enabled	Controlled by register	Enabled	Enabled	Enabled
0	1	Power Stop	Enabled	Disabled	Controlled by register	Enabled	Enabled	Enabled
1	x	Standby	Enabled	Disabled	Forced off	Disabled	Disabled	Enabled

#### **Table 2 Operation Mode Summary**



#### SOUTHCHIP SEMICONDUCTOR

#### SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

#### 9.14 Power Supply and VCC Regulator

VBUS pin just functions as the power node of the DCDC converter, and doesn't provide operation current to internal circuits.

The IC gets operation current from VBAT and VSYS pins. VBAT pin is connected to the battery, and the VSYS pin is connected to external supply (normally connected to the VBUS node). Put 1  $\mu$ F bypass capacitor from VSYS and VBAT pins to PGND respectively. The capacitors should be close to the IC.

The IC integrates a 5.1V regulator (VCC regulator) to power the internal circuits including the power drivers and NGATE drivers. The regulator input is from the higher voltage of VSYS and VBAT. If the input voltage is lower than 5.1V, the VCC regulator operates in fully conduction mode.

The VCC regulator supports at least 70mA load capability. Current limit function is designed. The IC reduces the VCC voltage when the total load (including the internal operation current) exceeds  $I_{VCC\_LIM}$  value. Connect at least 1  $\mu$ F capacitor from VCC to AGND close to the IC.

To get enough driver voltage, VSYS pin is normally connected to VBUS node with a diode. However, user must check whether VBUS node has voltage under dead battery condition. If VBUS is isolated from adapter input by back-to-back NMOS, the adapter input shall be connected to VSYS pin with a diode as well. Never connecting VSYS to VBUS or any other voltage source directly. Schottky diodes with low forward voltage drop and tiny package are suitable for this application.

Refer to Typical Application Circuit for connection illustration.

## 9.15 LDO Regulator

The IC integrates an LDO to power the MCU controller or other chips in the system. The output of LDO can be set to 3.3V or 2.8V by VLDO\_SET bit. No current limit is implemented for this regulator. If its load is too high, the VCC current limit will be triggered.

Connect at least 1  $\mu\text{F}$  capacitor from LDO to AGND close to the IC.

# 9.16 Protections

#### 9.16.1 Over Current Protection

The IC monitors the IBUS and IBAT current in charging and discharging mode. Once the current exceeds the current limit set by IBUS\_LIM[7:0] or IBAT\_LIM [1:0], the IC regulates the current at the limit value.

MCU can also monitor the port current through IMON pin, and decide whether the port is over current and what protection shall be taken.

#### 9.16.2 Input Port Under Voltage Protection

For the charging port(s), if the port voltage (VB if VB\_SET = 0; or VC if C\_DIR = 0) is lower than  $V_{IN\_ACOK}$  threshold, the IN\_UVP status bit (B\_IN\_UVP or C\_IN\_UVP) is set to 1, indicating the adapter is bad or removed.

When EN\_INUVP = 1, the ACOK bit also reflects the under voltage status. When under voltage fault happens, the corresponding ACOK bit is reset to 0 at once and the corresponding NGATE driver is forced off. The bit and NGATE driver return to normal status after the UVP fault is removed with 20ms delay time.

When EN\_INUVP = 0, the ACOK bit doesn't reflect the under voltage status. So when fault happens, only IN\_UVP bit reflects the status, and the IC keeps normal operation. However, if the VBUS voltage is below the VINREG threshold, the VINREG loop will stop the charging.

For the charging port, the inrush current during startup may pull the port voltage down, result in false trigger of the under voltage protection. In order to avoid false triggering, it is suggested to set IBUS below 500mA as the initiate charging current then adjust this current by the adapter information which detected by DP/DM or CC signals, or disable EN\_UVP temporarily during charging star-up process.

#### 9.16.3 Boost Output Over Voltage Protection

In discharging mode, the IC monitors the output voltage through internal or external feedback resistors (decided by FB\_SEL bit). Once the IC detects the VBUS voltage is higher than OVP threshold, the IC stops switching until the FB recovers. The NGATE drivers keep normal operation during the OVP process.

For external setting way (FB\_SEL = 1), the OVP is decided by FB voltage; for internal setting (FB\_SEL = 0), the OVP is decided by VBUS voltage. Please find the summary below.

Table 3	Boost	OVP	Threshold	Summary
---------	-------	-----	-----------	---------

FB_SEL	OVP threshold
1	V <sub>FB_OVP</sub> = 1.2V x 110% = 1.32V
0	$V_{BUS_{OVP}} = VBUS target + 500mV$

#### 9.16.4 FB Pin Short Circuit Protection

With external voltage setting (FB\_SEL = 1) in discharging mode, once FB pin is detected short to ground, the IC changes to internal setting way automatically, and the output



voltage is decided by VBUS\_SET[9:0]. The IC reports the FB shortage fault through FB\_SC bit. After FB pin shortage fault is removed, the IC changes back to external setting way automatically. It is suggested to keep VBUS\_SET[9:0] = 0 when FB\_SEL = 1, so the IC can output a safe 5V when FB pin short circuit fault happens.

#### 9.16.5 VBUS Short Circuit Protection

In discharging mode or pass-through mode, if the IC detects that VBUS voltage drops below VBAT for a period (1  $\mu$ s or 90  $\mu$ s, configured by Short\_CTRL bit), the IC reports the short circuit fault through VBUS\_SHORT bit. The IC still keeps switching but forced all the NGATE drivers off no matter for charging port or discharging port to protect the IC.

The IC supports hiccup mode when Short\_auto\_rtr = 1. It tries to recover the NGATE drivers to normal operation every 500ms. If the short circuit fault is still there, all the NGATE drivers will be forced off again. After the fault is removed, the VBUS\_SHORT bit is cleared to 0, and the IC returns to normal operation. When in pass-through mode, Short\_auto\_rtr = 0 is recommended, MCU should recover charging port first, then the discharging port.

If Short\_auto\_rtr = 0, all the NGATE drivers latch in off status until MCU sets Short\_RST bit to 1 to reset. If the short circuit, fault is still there after resetting, the IC enters to NGATE drivers latch off status again until next reset operation from MCU.

#### 9.16.6 VBUS Under Voltage Protection/Soft Short Circuit Protection

When EN\_VBUSUVP = 1, the VBUS under voltage protection is enabled for both discharging mode and pass-through mode. This protection is similar to VBUS short circuit protection, so is called soft short protection.

If the VBUS voltage is below 3.8V or 4.5V (set by VBUS\_UVP\_SET) for more than 8ms, under voltage fault is detected and the IC triggers the same protection as the VBUS short circuit protection, that is, the VBUS\_SHORT bit is set to 1, and the IC turns off all NGATE drivers. If Short\_auto\_rtr = 1, the IC supports hiccup mode, trying to recover every 500ms; if Short\_auto\_rtr = 0, the IC latches in off status until MCU sets Short\_RST bit to 1.

When EN\_VBUSUVP = 0, the VBUS under voltage detection is disabled.

#### 9.16.7 VBAT Over Voltage Protection

When VBAT is higher than  $V_{\text{BAT}\_\text{OVP}}$  threshold (103% of VBAT target) no matter in charging mode or discharging

SC8949 DATASHEET DRAFT

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

mode, the IC sets VBAT\_OVP bit to 1 to report the battery over voltage status.

If EN\_VBATOVP = 1, the IC takes further protections, that is, it stops switching and turns on a  $1k\Omega$  path from VBAT to GND to discharge the battery. It returns to normal operation after VBAT drops below 101% of the target. The NGATE drivers keep normal operation during protection.

If EN\_VBATOVP = 0, the IC just sets VBAT\_OVP to report the status and keeps switching. MCU can set EN\_VBATOVP to 0 in discharging mode so to allow normal operation for over-voltage battery.

#### 9.16.8 Thermal Shutdown

When the IC detects the chip junction temperature is higher than 165°C, the IC stops switching to protect the chip, and sets the OTP interrupt bit to inform the MCU. It resumes switching and clear OTP bit once the temperature drops below 150°C. The NGATE drivers keep normal operation during protection.

Copyright © 2020, Southchip Semiconductor Technology (Shanghai) Co., Ltd.





#### 9.17 I2C and Interrupt

#### 9.17.1 I2C Interface


The IC features I2C interface, so the MCU can program and control the IC flexibly.

The 7-bit I2C address of the chip is 0x76 (8-bit address is 0xEC for write command, 0xED for read command).

The SDA and SCL pins are open drain and must connect to the power rail through pull-up resistors. When the I2C bus is free, both SDA and SCL output high impedance. The I2C interface supports standard mode (up to 100kbits) and fast mode (up to 400k bits). To support fast mode, 4.7 k $\Omega$  pull up resistor is suggested for SCL and SDA respectively.

#### 9.17.1.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.



# 9.17.1.2 START and STOP Conditions

All transactions begin with a START (S) and are terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition.




Figure 20 START and STOP conditions

#### SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

#### 9.17.1.3 Byte Format

Every byte put on the SDA line must be eight bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte must be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, for example servicing an internal interrupt, it can hold the clock line SCL LOW to force the master into a wait state. Data transfer then continues when the slave is ready for another byte of data and releases clock line SCL.




Figure 21 Data transfer on the I2C bus

# 9.17.1.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. During data is transferred, the master can either be the transmitter or the receiver. No matter what it is, the master generates all clock pulses, including the acknowledge ninth clock pulse.


The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during this ninth clock pulse, this is defined as the Not Acknowledge signal. The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer.

#### 9.17.1.5 The slave address and R/W bit

Data transfers follow the format shown in below. After the START condition (S), a slave address is sent. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W) — a 'zero' indicates a transmission (WRITE), a 'one' indicates a request for data (READ). A data transfer is always terminated by a STOP condition (P) generated by the master. However, if a master still wishes to communicate on the bus, it can generate a repeated START condition (Sr) and address another slave without first generating a STOP condition.





SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE



#### SOUTHCHIP SEMICONDUCTOR

# **10** Application Information

#### **10.1 Capacitor Selection**

As the output node of the boost converter, VBUS node needs enough capacitors to reduce the voltage ripple. The voltage ripple is determined as below

$$V_{Ripple\_DIS} = \frac{(VBUS-VBAT) \cdot IBUS}{VBUS \cdot fsw \cdot C_{BUS}}$$
$$V_{Ripple\_ESR} = I_{Lpeak} \cdot R_{C\_ESR}$$

Where

V<sub>Ripple\_DIS</sub> is the output ripple caused by the switching current charging and discharging the output capacitor at VBUS

 $V_{\text{Ripple}\_\text{ESR}}$  is the output ripple caused by the ESR of output capacitor

ILpeak is the peak current of the inductor

fsw is the switching frequency, in the range of 300kHz  $\sim$  750kHz

 $C_{\mathsf{BUS}}$  is the effective capacitance of the capacitors connected between VBUS and GND

R<sub>C\_ESR</sub> is the Equivalent Series Resistor of the capacitors.

For small ripple, low ESR output capacitor like MLCC ceramic capacitor is recommended. Typically  $66\mu$ F (three 22  $\mu$ F in parallel) X5R or X7R MLCC capacitors work for most applications. Higher capacitors can be used to improve the load transient response. When selecting capacitors, the degrading effect of MLCC effective capacitance under DC bias must be considered. Ceramic capacitors can lose most capacitance at rated voltage; for example, the effective C<sub>BUS</sub> is normally much lower than 66  $\mu$ F when three 22  $\mu$ F ceramic capacitors are used. Enough voltage rating (higher voltage than operating voltage with margin) is recommended. Check the effective capacitance at the operating voltage to make sure the voltage ripple can be maintained.

MLCC capacitor of small package size normally has better high frequency filtering, so a 1  $\mu$ F MLCC of 0402 package size is highly recommended to added in parallel and put as close to VBUS pin as possible.

The polymer capacitor normally has lower ESR than electrolytic capacitor and higher capacitance than MLCC, for the applications which require very small output ripple and better load transient performance, the high capacitance polymer capacitor is recommended. However, since its high frequency characteristic is not as good as MLCC, at least 1  $\mu$ F + 10 $\mu$ F MLCC capacitor must be used and placed in parallel to reduce high frequency ripple. The smaller the

capacitance, the closer it should be to the chip.

## **10.2 Inductor Selection**

1.5  $\mu H$  ~ 3.3  $\mu H$  inductor is recommended for loop stability. The peak inductor current in discharging mode can be calculated as

IL\_peak = IBAT + VBAT·(VBUS-VBAT·η) 2·fsw·L·VBUS

where IBAT is the battery current at VBAT side, and can be calculated as

$$BAT = \frac{VBUS \cdot IBUS}{\eta \cdot VBAT}$$

 $\eta$  is the power conversion efficiency. User can use 90% for calculation.

fsw is the switching frequency

L is the inductor value

The peak inductor current in charging mode can be calculated as

where IBAT is the battery charging current at VBAT side, and can be calculated as

$$BAT = \frac{VBUS \cdot IBUS \cdot \eta}{VBAT}$$

 $\eta$  is the power conversion efficiency. User can use 90% for calculation.

fsw is the switching frequency

L is the inductor value

When selecting inductor, the inductor saturation current must be higher than the peak inductor current with enough margin (20% margin is recommended). The rating current of the inductor must be higher than the battery current.

The inductor DC resistance value (DCR) affects the conduction loss of switching regulator, so low DCR inductor is recommended especially for high power application. The conductor loss of inductor can be calculated roughly as

$$PL_DC = IL^2 \cdot DCR$$

IL is the average value of inductor current, and it equals to IBAT or IBUS.

Besides DC power loss, there are also inductor AC winding loss and inductor core loss, which are related to inductor peak current. Normally, higher peak current causes higher AC loss and core loss. The user shall consult with the inductor vendor to select the inductor which has small ESR at



high frequency and small core loss.

# 10.3 Current Sense Resistor

 $10\ m\Omega$  should be used to sense IBUS current. Resistor of 1% or higher accuracy and low temperature coefficient is recommended.


The resistor power rating and temperature coefficient should be considered. The power dissipation can be roughly calculated as  $P=I^2R$ , and I is the RMS current flowing through the resistor. The resistor power rating should be higher than the calculated value.

Normally the resistor value is varied if the temperature increased and the variation is decided by temperature coefficient. If high accuracy of current limit is required, select lower temperature coefficient resistor as much as possible.

# **10.4 SW Snubber Circuit**

To adjust MOSFET switching time and switching overshoot for EMI debugging, it is recommended to add RC snubber (0603 size) circuit at SW, as shown in Figure .

The RC snubber is helpful in absorbing the high frequency spike at SW node, so to improve EMC performance. User can leave RC components as NC at the beginning, and adjust the value to improve the EMC performance if necessary. Normally user can try 2.2 $\Omega$  and 1nF for the snubber. If EMC should be improved further, reduce the resistor value (like 1  $\Omega$  or even lower) and increase the capacitor value (like 2.2nF or even higher).



Besides snubber circuit, user can also use DRV\_LS\_SET and DRV\_HS\_SET bits to adjust the driver capability of the internal driver circuits. Strong capability helps reduce the switching loss so to achieve higher power conversion efficiency, while weak capability helps suppress the switching spike, improving the EMI performance.

# SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

#### **10.5 Isolation MOSFET Selection**

For the VA/VB/VC port, N-channel MOSFET can be used as isolation switch.

When selecting the MOSFET, user shall consider the VGS rating, VDS rating and the Rdson parameters.

When the NGATE driver is turned on, the IC outputs VCC based on the lower voltage of VBUS and port voltage, that is,  $V_{GX} = VCC + min(VBUS, 5V-Typical)$ . There is also clamping circuit designed which guarantees the VGS voltage doesn't exceed 8V. However, when the NGATE driver is turned off, VGX pin is pulled to ground, so user shall consider the VGS voltage the MOS will see in the application and select the right rating.

The  $V_{DS}$  of MOSFET should be higher than the highest VBUS operating voltage with enough margin.

The MOSFET current lb should be higher than the highest port current with enough margin.

To ensure the sufficient current capability in relatively high temperature circumstance, the current rate at  $T_A=70^{\circ}C$  or  $T_C$ 

=  $100^{\circ}$ C should be considered. In addition, the power dissipation value P<sub>D</sub> should also be considered and higher P<sub>D</sub> is better in applications. Make sure that MOSFET power consumption must not exceed P<sub>D</sub> value.

## 10.6 Diode Selection

The IC can get power from VSYS pin to power the internal driver circuits and the LDO. To get enough capability, VBUS node shall be connected to VSYS; if there is charging port where back-to-back isolation is used, the port voltage shall also be connected to VSYS pin. Diodes shall be used when multiple rails are connected.

To improve the driver capability, Schottky diodes of small voltage drop are recommended for applications where high current capability of VCC or LDO is required.

## 10.7 Layout Guide

- The capacitors connected at VBUS/VBAT/VCC/VDRV pins should be placed near the IC, and their ground connection to the ground pins should be as short as possible.
- The current sense resistor and bulk capacitor at VBUS side should be placed very close to VBUS and PGND pins.
- 3. The isolation MOSFETs for each port shall be put as close to the  $10m\Omega$  current sense resistor as possible. Isolate the current path if possible (as illustrated below).



This is helpful to improve the accuracy of port current detection





Figure 30 Isolation of current path for each port

the Pe 4. The current sense traces should be connected to the

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

below, and routed in parallel (differential routing), and the filter for current sense should be placed near the IC.



5. The FB resistor divider and COMP pin components should be placed near IC, and connect to AGND (analog ground) pin. Then connect the AGND pin and PGNDs at the PGND pad under IC.



#### SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

# 11 Register Map

The 7-bit I2C address of the chip is 0x76 (8-bit address is 0xEC for write command, 0xED for read command).

										4		
Addr	Register	Туре	Default	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Go to
01H	MODE	R/W	0010 0000	Short_CTRL	FB_SEL	ITRKL_SET	VLDO_SET	VB_SET	C DIR	Pass-Through	DIR	Table 4
02H	PWR_SET	R/W	0100 0110	FSW	_SET[1:0]	Reserved	FORCE_CH	IDLE	DRV_LS_SET	DRV_HS_SET	PSTOP	Table 5
03H	PWR_PATH	R/W	0000 0000	Reserved	Reserved	BlockSS	VBUS_DISPATH	VC_DISPATH	VAG_ON	VBG_ON	VCG_ON	Table 6
04H	IMON	R/W	0010 0000	INDET_SET	RECH_SET	EN_OOA	CBLCOMP			IMON_SEL[2:0]		Table 7
05H	CHAR_SET	R/W	0010 0001		VINREG_SET [	2:0]	ITERM_	.SET[1,0]		VBAT_SET[2:0]		Table 8
06H	IBUS_LIM	R/W	0001 0010		IBUS LIMIT:0]							Table 9
07H	VBUS_SET_MSB	R/W	0000 0000		VBUS_SET[9:2]							Table 10
08H	VBUS_SET_LSB	R/W	0000 0000		Reserved VBUS_SET[1:0]						Table 11	
09H	Load	W1C	0000 0000				Reserved			IBUS_LIM_Load	VBUS_SET_Load	Table 12
0AH	IBAT_LIM	R/W	0000 0010			Reserved	5	Min_IBUS_cla	mp_setting[1:0]	IBAT_	LIM [1:0]	Table 13
0BH	PRO_SET	R/W	0001 1101	DIS_TERM	VBUS_UVP_SET	EN_VBATOVP	EN_VBUSUVP	Short_auto_rtr	EN_INUVP	Reserved	Reserved	Table 14
0CH	CTRL	W1C	0000 0000			Reserved			RESET	Reserved	Short_RST	Table 15
0DH	Loop_STA	R	0000 0000			Reserved		IBAT_Loop	VINREG_Loop	CC_Loop	CV_Loop	Table 16
0EH	STA1	R	0000 0000	Re	eserved	ОТР	NTC_hot	NTC_cool_ch	NTC_cold	EOC	ICOM	Table 17
0FH	STA2	R	0000 0000	Reserved	FB_SC	VBAT_OVP	Reserved	Reserved	Reserved	C_IN_UVP	B_IN_UVP	Table 2
10H	INT	R	0000 0000		Reserved		VBUS_SHORT	INDET_B	INDET_A	VC_ACOK	VB_ACOK	Table 19
11H	INT_Mask	R/W	0000 0000		Reserved		VBUS_SHORT_M	INDET_B_M	INDET_A_M	VC_ACOK_M	VB_ACOK_M	Table 20



# SOUTHCHIP SEMICONDUCTOR

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

#### Table 4 0x01 MODE Register (go back to map)

Bit	Туре	Bit Name	Default	Table 4 0x01 MODE Register (go back to map)         Description	Notes
BR	Type	Bir Nume	Denun	Set the short circuit detection time (VBUS <vbat) and="" discharging="" for="" mode="" mode<="" pass-through="" td=""><td>10105</td></vbat)>	10105
7	R/W	Short_CTRL	0	0: 1 μs (default)	
				1: 90 µs	$\sim$
				Configure the VBUS output voltage setting way for discharging mode	
6	DAA			0: internal feedback resistors are used, and the VBUS voltage can be set through VBUS_SET[9:0] bits. (default)	
6	R/W	FB_SEL	0	1:the VBUS output is set by the external resistor divider connected at FB pin	
				User shall keep the FB_SEL unchanged while the IC operates. Change is only allowed when PSTOP = 1 or IDLE = 1.	
				Set the battery current (IBAT) regulation target in trickle charge phase	
5	R/W	ITRKL_SET	1	0: 260mA	
				1: 540mA (default)	
				Set the LDO output voltage	
4	R/W	VLDO_SET	0	0: 2.8V (default)	
				1:3.3V	
				Set the function of the VB port	
3	R/W	VB_SET	0	0: as charging port, supporting adapter plug and removal detection. Charging current can be monitored (default)	
				1: as discharging port, supporting load insert detection. Discharging current can be monitored	
				Set the function of the VC port	
2	R/W	C_DIR	0	0: as charging port, supporting adapter plug and removal detection. Charging current can be monitored. For TYPE-C application, set this bit to 0 after the port is determined as sink/UFP role. (default)	
			$\langle \circ \rangle$	1: as discharging port, NOT supporting load insert detection. Discharging current can be monitored. For TYPE-C application, set this bit to 1 after the port is determined as source/DFP role.	
				Set the IC in pass-through mode so to enable VBUS short circuit protection during charging.	
1	R/W	Pass-Through	0	0: Not in pass-through mode. VBUS short circuit protection is disabled when DIR = 0 (default)	
	$\sim$	<b>K</b>		1: set in pass-through mode. VBUS short circuit protection is enabled when DIR = 0.	
$\boldsymbol{\langle}$				Set the charging/discharging mode	
0	R/W	DIR	0	0: charging mode (default)	
				1: discharging mode	



# SOUTHCHIP SEMICONDUCTOR

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

Table 5 0x02 PWR	_SET Register	(go back to map)
------------------	---------------	------------------

	Table 5 0x02 PWR_SET Register ( <u>go back to map</u> )								
Bit	Туре	Bit Name	Default	Description	Notes				
				Set the switching frequency of the IC					
				00: 300kHz					
7-6	R/W	FSW_SET[1:0	01	01: 450kHz (default)					
		1		01: 600kHz	$\mathbf{N}$				
				11: 750kHz					
5	R/W	Reserved	0	Reserved					
				Configure the startup condition for charging operation					
4	R/W		0	0: At least one of VA / VB / VC ports must be configured as charging port, and only after the NGATE driver of the charging port is fully turned on, the IC can start charging operation (default)					
4	R/VV	FORCE_CH	0	1: The charging operation doesn't rely on the port configuration and NGATE driver status.					
				Set this bit to 1 to allow charging operation for the extra charging port instead of VB or VC.					
				Idle mode control					
3	R/W	IDLE	0	0: normal operation (default)					
				1: set IC into idle state					
				Adjust the low side driver capability for EMI performance					
2	R/W	DRV_LS_Set	1	0: weak					
				1: strong (default)					
				Adjust the high side driver capability for EMI performance					
1	R/W	DRV_HS_Set	1	0: weak					
				1:strong (default)					
			$\sim$	Power stop control.					
0	R/W	PSTOP		<sup>▶</sup> 0: normal operation (default)					
				1: power stage (DCDC) stops switching					
	CHER								
				able 6 0x03 PWR_PATH Register ( <u>go back to map</u> )					
Bit	Туре	Bit Name	Default	Description	Notes				

#### Table 6 0x03 PWR\_PATH Register (go back to map)

Bit	Туре	Bit Name	Default	Description	Notes
7	R/W	Reserved	0	Reserved	
6	R/W	Reserved	0	Reserved	
				Set whether the NGATE driver will be forced off during boost start-up process in discharging mode	
5	R/W	BlockSS	0	0: all of the NGATE drivers are forced off during boost start-start process (default)	
				1: the NGATE drivers keeps normal operation during boost start-up	



# **SOUTHCHIP SEMICONDUCTOR**

#### SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

4	R/W	VBUS_DISPA TH	0	Control the discharging path from VBUS to GND (typ. 1 kΩ) <b>0: disable the discharging path (default)</b> 1: enable the discharging path
3	R/W	VC_DISPATH	0	Control the discharging path from VC to GND (typ. 1 kΩ) <b>0: disable the discharging path (default)</b> 1: enable the discharging path
2	R/W	VAG_ON	0	NMOS gate driver control at VAG pin         0: turn off the gate driver (default)         1: turn on the gate driver
1	R/W	VBG_ON	0	NMOS gate driver control at VBG pin         0: turn off the gate driver (default)         1: turn on the gate driver
0	R/W	VCG_ON	0	NMOS gate driver control at VCG pin 0: turn off the gate driver (default) 1: turn on the gate driver
				CX.

# Table 7 0x04 IMON Register (go back to map)

Bit	Туре	Bit Name	Default	Description	Notes
7	R/W	INDET_SET	0	Set the pull up capability for phone insert detection <b>0: strong (default)</b> 1: weak	
6	R/W	RECH_SET	0	Set the recharge threshold for charging mode 9: 97.4% of VBAT target(default) 1: 96.2% of VBAT target	
5	R/W	EN_OOA	1	<ul> <li>PFM Out-of-Audio (OOA) Mode Control</li> <li>0: Out-of-audio mode disabled while converter is in PFM</li> <li>1: Out-of-audio mode enabled while converter is in PFM (default)</li> </ul>	
4-3	BAV	CBLCOMP_C TRL[1:0]	00	Configure the cable drop compensation ratio R <sub>COMP_SET</sub> for VBUS output voltage in discharging mode, effective for both internal and external VBUS setting <b>00: disabled (default)</b> 01: 50 mV/A 10: 100 mV/A 11: 150 mV/A	
2-0	R/W	IMON_SEL[2: 0]	000	Select the object to monitor at IMON pin <b>000: IBUS current, direction is decided by DIR bit (default)</b> 001: IBAT current, direction is decided by DIR bit	



# SOUTHCHIP SEMICONDUCTOR

#### SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

	-				<b>N</b> <i>A</i>	
Table 8 0x05 CHAR_SET Register (go back to map)						
				111: reserved		
				110: VBUS		
				101: VBAT		
				100: voltage drop between VA and SNSP, direction is from SNSP to VA		
				011: voltage drop between VB and SNSP, direction is decided by VB_SET bit		
				010: voltage drop between VC and SNSP, direction is decided by C_DIR bit		
[						

		1	L:	able 8 0x05 CHAR_SET Register (go back to map)	
Bit	Туре	Bit Name	Default	Description	Notes
7-5	R/W	VINREG_SET [2:0]	001	Set the VINREG threshold for charging mode 000: 4.4V 001: 4.5V (default) 010: 4.6V 011: 4.7V 100: 4.8V 101: 4.9V 110: Reserved 111: Reserved	
4-3	R/W	ITERM_SET	00	Set the termination threshold for battery current IBAT in charging mode <b>00: 130mA (default)</b> 01: 200mA 10: 300mA 11: 400mA	
2-0	R/W	VBAT_SET	001	Set the VBAT target for charging mode. 000: 4.1V <b>001: 4.2V (default)</b> 010: 4.25V 011: 4.3V 100: 4.35V 101: 4.4V 110: 4.45V 111: 4.5V	



# SOUTHCHIP SEMICONDUCTOR

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

Table 9 0x06 IBUS_L	IM Register (go	back to map
---------------------	-----------------	-------------

Bit	Туре	Bit Name	Default	Description	Notes		
7-0	R/W	IBUS_LIM[7:0]	0001 0010	Set the IBUS current limit, effective for both charging mode and discharging mode. IBUS_LIM (A) = IBUS_LIM[7:0] × 25mA 25mA/step, from a clamping current (decided by Min_IBUS_clamp_setting[1:0]) to 6.375A <b>Default at 450mA (0x12)</b> The change will not take effect until IBUS_LIM_Load is set to 1.			
	Table 10 0x07 VBUS_SET_MSB Register (go back to map)						

Bit	Туре	Bit Name	Default	Description	Notes
7-0	R/W	VBUS_SET[9: 2]	0000 0000	Highest 8 bits of VBUS_SET registers. Set the VBUS output voltage in discharging mode when internal setting way is selected (FB_SEL = 0) VBUS (V) = 5V + 10mV×(VBUS_SET[9:2]x4 + VBUS_SET[1:0]) 40mV/step for the high 8 bits <b>VBUS Default at 5V + 0V (0x00)</b> The change will not take effect until VBUS_SET_Load is set to 1. Keep the register at fault value if external setting way is used (FB_SEL = 1)	VBUS<6V

# Table 10 0x07 VBUS\_SET\_MSB Register (go back to map)

Bit	Туре	Bit Name	Default	Description	Notes
7-2	R/W	Reserved	0000	Reserved	
				Lowest 2 bits of VBUS_SET registers. Set the VBUS output voltage in discharging mode when internal setting way is selected (FB_SEL = 0) VBUS (V) = $5V + 10mV \times (VBUS\_SET[9:2] \times 4 + VBUS\_SET[1:0])$	
1-0	R/W	VBUS_SET[1: 이	00	10mV/step for the low 2 bits VBUS Default at 5V + 0V (00)	VBUS<6V
				The change will not take effect until VBUS_SET_Load is set to 1.	
	$\sim$			Keep the register at fault value if external setting way is used (FB_SEL = 1)	

# Table 11 0x08 VBUS\_SET\_LSB Register (go back to map)




SC8949 DATASHEET DRAFT

#### SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

Bit	Туре	Bit Name	Default	Description	Notes
7-2	R/W	Reserved	0000 000	Reserved	
1	W1C	IBUS_LIM_Lo ad	0	Set this bit to 1 to load the IBUS_LIM[7:0] setting into circuit. Any change of IBUS_LIM[7:0] can only take effect after this bit is set to 1. This bit resets to 0 automatically after being written to 1.	
0	W1C	VBUS_SET_L oad	0	Set this bit to 1 to load the VBUS_SET[9:0] setting into circuit. Any change of VBUS_SET[9:0] can only take effect after this bit is set to 1. This bit resets to 0 automatically after being written to 1.	

#### Table 13 0x0A IBAT\_LIM Register (go back to map)

Bit	Туре	Bit Name	Default	Description	Notes
7-4	R/W	Reserved	0000	Reserved	
3-2	R/W	Min_IBUS_cla mp_setting[1:0 ]	00	Set the minimum clamping value for IBUS_LIM[7:0] 00: 150mA (default) 01: 200mA 10: 250mA 11: 300mA The change will pet take offect until IBUS_LIM_Load is get to 1	
1-0	R/W	IBAT_LIM [1:0]	10	The change will not take effect until IBUS_LIM_Load is set to 1. Set the battery current limit value 00: 4A for charging mode, 6A for discharging mode 01: 6A for charging mode, 8A for discharging mode 10: 8A for charging mode, 10A for discharging mode (default) 11: 10A for charging mode, 12A for discharging mode	
	7.	SHEE	T	able 14 0x0B PRO_SET Register (go back to map)	





# SOUTHCHIP SEMICONDUCTOR

#### SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

5	R/W	EN_VBATOV P	0	<ul> <li>Configure the protection mechanism when VBAT OVP status is detected, effective for both charging and discharging mode</li> <li><b>0: IC keeps normal operation (default)</b></li> <li>1: IC stops switching. It recovers to normal operation after the fault is removed</li> </ul>
4	R/W	EN_VBUSUV P	1	Enable VBUS under voltage detection 0: disable the under voltage detection 1: enable the VBUS under voltage detection, and once VBUS under voltage is detected, IC forces all NGATE drivers off. Whether the IC recovers normal operation depends on Short_auto_rtr bit (default)
3	R/W	Short_auto_rtr	1	Configure the protection mechanism when VBUS short circuit or VBUS under voltage fault is detected, effective for discharging mode and pass-through mode 0: All NGATE drivers are forced off until Short_RST bit is set to 1 1: All NGATE drivers are forced off, and IC tries to return normal operation every 500ms (default)
2	R/W	EN_INUVP	1	Configure the protection mechanism when input under voltage is detected for charging port(s). 0: ACOK bit will not reflect the status, and IC keeps normal operation, 1: ACOK bit is reset to 0, and the corresponding NGATE driver is forced off (default)
1	R/W	Reserved	0	Reserved
0	R/W	Reserved	1	Reserved

#### Table 15 0x0C CTRL Register (go back to map)

Bit	Туре	Bit Name	Default	Description	Notes
7-3	R/W	Reserved	0000 0	Reserved	
2	W1C	RESET		Set this bit to 1 to reset all registers to default values. This bit resets to 0 automatically after being written to 1.	
1	R/W	Reserved	0	Reserved	
0	W1C	Short_RST	0	Set this bit to 1 to recover the IC from latch off status after short circuit protection.	
		S		This bit resets to 0 automatically after being written to 1.	
	A		Та	able 16 0x0D Loop_STA Register (go back to map)	

#### Table 16 0x0D Loop\_STA Register (go back to map)

Bit	Туре	Bit Name	Default	Description	Notes
7-4	R	Reserved	0000	Reserved	
3	R	IBAT_Loop	0	0:normal 1: in IBAT_LIM regulation (no matter charging mode or discharging mode)	Just for rough indication



# SOUTHCHIP SEMICONDUCTOR

#### SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

				Table 17 0x0E STA1 Register (go back to map)	•
0	R	CV_Loop	0	0:normal 1: in VBAT regulation for charging mode, in VBUS regulation for discharging mode	Just for rough indication
1	R	CC_Loop	0	0:normal 1: in IBUS_LIM regulation (no matter charging mode or discharging mode)	Just for rough indication
2	R	VINREG_Loop	0	0:normal 1: in VINREG regulation	Just for rough indication

#### Table 17 0x0E STA1 Register (go back to map)

Bit	Туре	Bit Name	Default	Description	Notes
7-6	R	Reserved	00	Reserved	
5	R	OTP	0	0:normal 1: in OTP protection	
4	R	NTC_hot	0	0: normal 1: the temperature sensed by NTC pin is within hot zone (beyond 60°C for discharging mode or 45°C for charging mode under recommended NTC setup condition)	
3	R	NTC_cool_ch	0	0: normal 1: the temperature sensed by NTC pin is within cool zone for charging mode (0°C ~10°C under recommended NTC setup condition)	
2	R	NTC_cold	0	0: normal 1: the temperature sensed by NTC pin is within cold zone (below -20°C for discharging mode or 0°C for charging mode under recommended NTC setup condition)	
1	R	EOC		Ornormal 1: the end of charge conditions are detected. Whether the IC terminates charging depends on DIS_TERM bit	
0	R	ІСОМ	0	0: normal 1: the IBUS output current is detected lower than 50mA (typ.) in discharging mode	

	A			Table 2 0x0F STA2 Register ( <u>go back to map</u> )	
Bit	Туре	Bit Name	Default	Description	Notes
7	R	Reserved	0	Reserved	
6	R	FB_SC	0	0: normal 1: FB pin short circuit to ground is detected when FB_SEL is set to 1 (external setting way)	



SOUTHCHIP SEMICONDUCTOR

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

5	R	VBAT_OVP	0	0: normal 1: VBAT OVP status is detected no matter how EN_VBATOVP is set, effective for both charging and discharging mode
4	R	Reserved	0	Reserved
3	R	Reserved	0	Reserved
2	R	Reserved	0	Reserved
1	R	C_IN_UVP	0	0: normal 1: input under voltage status is detected for VC when C_DIR = 0
0	R	B_IN_UVP	0	0: normal 1: input under voltage status is detected for VB when VB SET = 10

#### Table 19 0x10 INT Register (go back to map)

Bit	Туре	Bit Name	Default	Description	Notes
7-5	R	Reserved	000	Reserved	
4	R/C	VBUS_SHOR T	0	0: normal 1: VBUS short circuit or under voltage status is detected for discharging mode or pass-through mode After being set, this bit is latched to 1 until reset by hiccup mode or Short_RST signal	
3	R	INDET_B	0	0: normal 1: phone insertion is detected at VB when VB_SET = 1	
2	R	INDET_A	0	0: normal 1: phone insertion is detected at VA	
1	R	VC_ACOK	S	0: normal 1: input voltage is good for VC when C_DIR = 0 Input voltage good means the port voltage is higher than $V_{IN_{ACOK}}$ when EN_INUVP = 1	
0	R	VB_ACOK	0	0: normal 1: input voltage is good for VB when VB_SET = 0 Input voltage good means the port voltage is higher than $V_{IN\_ACOK}$ when EN_INUVP = 1	

#### Table 20 0x11 INT\_MASK Register (go back to map)

Bit	Туре	Bit Name	Default	Description	Notes
7-5	R/W	Reserved	000	Reserved	
4	R/W	VBUS_SHOR	0	VBUS_SHORT INT mask 0: VBUS_SHORT bit rising edge generates an INT pulse (default)	
-	1000	T_M	0	1: VBUS_SHORT bit rising edge doesn't generate an INT pulse	



#### **SOUTHCHIP SEMICONDUCTOR**

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE


3       R/W       INDET_B_M       0         2       R/W       INDET_A_M       0         1       R/W       VC_ACOK_M       0         0       R/W       VB_ACOK_M       0	1: INDET_B bit rising edge doesn't generate an INT pulse         INDET_A INT mask         0       0: INDET_A bit rising edge generates an INT pulse (default)         1: INDET_A bit rising edge doesn't generate an INT pulse         VC_ACOK INT mask         0       0: VC_ACOK bit toggle generates an INT pulse (default)         1: VC_ACOK bit toggle generates an INT pulse (default)         1: VC_ACOK bit toggle doesn't generate an INT pulse         VB_ACOK INT mask
2       R/W       INDET_A_M       0         1       R/W       VC_ACOK_M       0         0       R/W       VB_ACOK_M       0	1: INDET_B bit rising edge doesn't generate an INT pulse         INDET_A INT mask         0 <b>0: INDET_A bit rising edge generates an INT pulse (default)</b> 1: INDET_A bit rising edge doesn't generate an INT pulse         VC_ACOK INT mask         0 <b>0: VC_ACOK bit toggle generates an INT pulse (default)</b> 1: VC_ACOK bit toggle generates an INT pulse (default)         1: VC_ACOK bit toggle doesn't generate an INT pulse         VB_ACOK INT mask         0 <b>0: VB_ACOK bit toggle generates an INT pulse (default)</b> 1: VB_ACOK bit toggle generates an INT pulse (default)         1: VB_ACOK bit toggle doesn't generate an INT pulse
1         R/W         VC_ACOK_M         0           0         R/W         VB_ACOK_M         0	INDET_A INT mask         0 <b>0:</b> INDET_A bit rising edge generates an INT pulse (default)         1: INDET_A bit rising edge doesn't generate an INT pulse         VC_ACOK INT mask         0 <b>0:</b> VC_ACOK bit toggle generates an INT pulse (default)         1: VC_ACOK bit toggle doesn't generate an INT pulse         VB_ACOK bit toggle doesn't generate an INT pulse         VB_ACOK INT mask         0 <b>0:</b> VB_ACOK bit toggle generates an INT pulse (default)         1: VB_ACOK bit toggle generates an INT pulse (default)         1: VB_ACOK bit toggle doesn't generate an INT pulse
1         R/W         VC_ACOK_M         0           0         R/W         VB_ACOK_M         0	0       0: INDET_A bit rising edge generates an INT pulse (default)         1: INDET_A bit rising edge doesn't generate an INT pulse         VC_ACOK INT mask         0       0: VC_ACOK bit toggle generates an INT pulse (default)         1: VC_ACOK bit toggle doesn't generate an INT pulse         VB_ACOK INT mask         0       0: VB_ACOK bit toggle generates an INT pulse (default)         1: VB_ACOK bit toggle generates an INT pulse (default)         1: VB_ACOK bit toggle generates an INT pulse (default)         1: VB_ACOK bit toggle doesn't generate an INT pulse
1         R/W         VC_ACOK_M         0           0         R/W         VB_ACOK_M         0	1: INDET_A bit rising edge doesn't generate an INT pulse         VC_ACOK INT mask         0       0: VC_ACOK bit toggle generates an INT pulse (default)         1: VC_ACOK bit toggle doesn't generate an INT pulse         VB_ACOK INT mask         0       0: VB_ACOK bit toggle generates an INT pulse (default)         1: VB_ACOK bit toggle generates an INT pulse (default)         1: VB_ACOK bit toggle doesn't generate an INT pulse
0 R/W VB_ACOK_M 0	VC_ACOK INT mask         0       0: VC_ACOK bit toggle generates an INT pulse (default)         1: VC_ACOK bit toggle doesn't generate an INT pulse         VB_ACOK INT mask         0       0: VB_ACOK bit toggle generates an INT pulse (default)         1: VB_ACOK bit toggle doesn't generate an INT pulse         1: VB_ACOK bit toggle doesn't generate an INT pulse
0 R/W VB_ACOK_M 0	0       0: VC_ACOK bit toggle generates an INT pulse (default)         1: VC_ACOK bit toggle doesn't generate an INT pulse         VB_ACOK INT mask         0       0: VB_ACOK bit toggle generates an INT pulse (default)         1: VB_ACOK bit toggle doesn't generate an INT pulse
0 R/W VB_ACOK_M 0	1: VC_ACOK bit toggle doesn't generate an INT pulse         VB_ACOK INT mask         0       0: VB_ACOK bit toggle generates an INT pulse (default)         1: VB_ACOK bit toggle doesn't generate an INT pulse
	0       VB_ACOK INT mask         0       0: VB_ACOK bit toggle generates an INT pulse (default)         1: VB_ACOK bit toggle doesn't generate an INT pulse
	0 0: VB_ACOK bit toggle generates an INT pulse (default) 1: VB_ACOK bit toggle doesn't generate an INT pulse
	1: VB_ACOK bit toggle doesn't generate an INT pulse
	WIHCHIPC
DATASHEFT	orar s



SOUTHCHIP SEMICONDUCTOR

SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

# **MECHANICAL DATA**




QFN-32L(4x4x0.75)



SOUTHCHIP CONFIDENTIAL, SUBJECT TO CHANGE

## **RECOMMENDED FOOTPRINT**



单击下面可查看定价,库存,交付和生命周期等信息

>>SOUTHCHIP(南芯)