
STARWAVE


SWPM201 Arcadium[™] Low Jitter Fixed Frequency Oscillator, 10 kHz to 350 MHz

The SWPM201 Arcadium[™] all-silicon oscillator utilizes proprietary frequency synthesis and sensor technologies to provide a quartz-free, MEMS-free, low jitter clock at any output frequency. The device is factory-programmed to output frequencies ranging from 10 kHz to 350 MHz with <0.026 ppb resolution and maintains low jitter across its operating range. The SWPM201 uses on-chip temperature and strain sensors, and an advanced LC tank architecture to achieve excellent reliabilities even in high impact shock scenarios.

SWPM201's on-chip power supply filtering provides industry-leading power supply noise rejection, simplifying the task of generating low jitter clocks in noisy systems that use switched- mode power supplies. Offered in a variety of industry-standard packages, the SWPM201 has a dramatically simplified supply chain that enables Starwave to ship samples shortly after receipt of order. The SWPM201 is factoryconfigurable for a wide variety of user specifications, including frequency, output format, and OE pin assignment. Specific configurations are factory programmed at time of shipment, eliminating the long lead times associated with custom oscillators. This process also guarantees 100% electrical testing of every device before shipment.



Pin Assignments



5032 and 3225 package



KEY FEATURES

- Quartz-free and MEMS-free without mechanical moving parts
- Flexible output frequency and format; user selectable
- Differential: 10 kHz to 350 MHz
- CMOS: 10 kHz to 212.5 MHz
- LVPECL, LVDS, CML, HCSL, CMOS, or Dual CMOS output options
- Low jitter: 350 fs Typ RMS (12 kHz 20 MHz)
- Compliant to PCIe Gen 1/2/3/4/5/6 jitter requirements
- Temperature stability:
 - ± 12 ppm (0 to 70 °C)
 - ±20 ppm (-20 to 85 °C)
 - ± 35 ppm (-40 to 85 °C)
 - ± 35 ppm (-40 to 105 °C)
- Integrated LDO for on-chip power supply noise filtering
- Support 1.8V, 2.5V, 3.3V V_{DD} power supply operation
- Industrial standard 3225 and 5032 package footprints


APPLICATIONS

- 1G/10G/40G/100G/200G Ethernet
- Servers, switches, storage, NICs, search acceleration
- Test and measurement
- Clock and data recovery
- FPGA/ASIC clocking

Pin #	Descriptions				
1, 2	Selectable via ordering option				
	OE = Output Enable. Active High				
	ACT = Device Active. Active High				
	NC = No connect				
3	GND = Ground				
4	CLK+ = Clock output				
5	CLK- = Complementary clock output				
6	VDD = Power supply				

1. Ordering Guide

The SWPM201 Oscillator supports a variety of options including frequency, output format, and OE/ACT pin location, as shown in the chart below. Specific device configurations are programmed into the part at time of shipment, and samples are available in 2 weeks.



Notes:

- 1. "X" refers to the ID for the unique configuration with factory-defined settings, the value ranges from "B" to "Z".
- 2. Contact starwavecorp.com/contact-us for advanced -40~105°C option.
- 3. For example: 156.25 MHz = 156.250000; 25 MHz = 25.000000.

2. Electrical Specifications

Table 2.1. Electrical Specifications

 V_{DD} = 1.8 V, 2.5 or 3.3 V \pm 5%, T_A = -40 to 105 °C

Parameter	Symbol	Test Condition/Comment	Min	Тур	Max	Unit
Temperature Range	T _A		-40	—	105	°C
Frequency Range	Fclk	LVPECL, LVDS, CML, HCSL	0.01	_	350	MHz
		CMOS	0.01		212.5	MHz
Supply Voltage	V _{DD}		1.71		3.47	V
Supply Current	DD	Tristate Hi-Z (OE = 0)	_	40	50	mA
(F _{CLK} = 50 MHz)		Ready State (ACT = 0)	—	1	2	mA
		LVPECL (Standard)	_	70	80	mA
		LVPECL (Self-Biased)	—	60	70	mA
		LVDS	_	45	55	mA
		HCSL	_	60	70	mA
		CML	_	60	70	mA
		Single CMOS	—	40	55	mA
		Dual CMOS	—	50	60	mA
Temperature Stability ¹	FSTAB	0 to +70°C	-12		+12	ppm
		-20 to +85°C	-20		+20	ppm
		-40 to +85°C	-35		+35	ppm
		-40 to +105°C ³	-35		+35	ppm
Frequency offset ²	FOFFSET	0 to +70°C	-23		+18	ppm
		-20 to +85°C	-21		+18	ppm
		-40 to +85°C	-20		+20	ppm
		-40 to +105°C ³	-22		+20	ppm
Rise/Fall Time	T _R /T _F	LVPECL / LVDS / CML	-	—	350	ps
(20% to 80% V _{PP})		CMOS (C _L = 5 pF)	—	0.5	1.5	ns
		HCSL, F _{CLK} >50 MHz	—		550	ps
Duty Cycle	DC	All formats	45		55	%
Output Enable (OE) ⁴	Vih		0.7×V _{DD}		_	V
	Vı∟	—	-	—	0.3×V _{DD}	V
	TD	Output Disable Time, F _{CLK} >10 MHz	-	—	3	μs
	TE	Output Enable Time, F _{CLK} >10 MHz	-	_	20	μs
Output Enable (ACT) ⁴	Vih	—	0.7×V _{DD}		_	V
	V⊫		_		0.3×V _{DD}	V
	TD	Output Disable Time, F _{CLK} >10 MHz			3	μs
	Ts	Device standby time, F _{CLK} >10 MHz	_	_	40	μs
	TE	Output Enable Time, F _{CLK} >10 MHz	_	_	400	μs
Powerup Time	Tosc	Time from 0.9 × V _{DD} until output	—		4	ms
		frequency (F_{CLK}) within spec				

STARWAVE

Parameter	Symbol	Test Condition/Comment	Min	Тур	Мах	Unit
LVPECL Output Option ⁵ Voc		Mid-level	V _{DD} -1.55	V _{DD} -1.4	V _{DD} -1.25	V
(Standard)	Vo	Swing (diff)	1.35	1.6	1.85	V _{PP}
LVPECL Output Option ⁵	Vo	Swing (diff)	1.35	1.6	1.85	V _{PP}
(Self-Biased)						
LVDS Output Option ⁶	Voc	Mid-level (2.5 V, 3.3 V V _{DD})	1.125	1.20	1.275	V
		Mid-level (1.8 V V _{DD})	0.78	0.85	0.92	V
	Vo	Swing (diff)	0.64	0.8	0.96	V _{PP}
HCSL Output Option ⁷	Voc	Mid-level	0.35	0.4	0.45	V
$(R_{term} = 50 \ \Omega)$	Vo	Swing (diff)	1.28	1.6	1.92	V _{PP}
HCSL Output Option ⁷	Voc	Mid-level	0.35	0.4	0.45	V
$(R_{term} = 42.5 \Omega)$	Vo	Swing (diff)	1.29	1.62	1.94	V _{PP}
CML Output Option	Voc	Mid-level	V _{DD} -0.35	V _{DD} -0.4	V _{DD} -0.45	V
	Vo	Swing (diff)	1.28	1.6	1.92	V _{PP}
CMOS Output Option	Vон	I _{OH} = 8/6/4 mA for 3.3/2.5/1.8V V _{DD}	0.83×V _{DD}		_	V
	Vol	I _{OL} = 8/6/4 mA for 3.3/2.5/1.8V V _{DD}	_		0.17×V _{DD}	V

Notes:

1. Frequency / temperature characteristics with offset removed.

2. Inclusive of initial frequency tolerance at 25°C, 10-year aging at 25°C, and variations over supply voltage, load and humidity after soldering-reflow shift settles.

3. Contact starwavecorp.com/contact-us for advanced -40~105°C option.

4. OE/ACT includes a 50 k Ω pull-up to V_{DD} for OE/ACT active high. NC (No Connect) pin includes a 50 k Ω pull-down to GND.

5. R_{term} = 50 Ω to V_{DD} - 2.0 V (see Figure 4.1.)

6 . R_{term} = 100 Ω (differential) (see Figure 4.2.)

7. R_{term} = 50/42.5 Ω to GND (see Figure 4.4.)

þ

Table 2.2. Clock Output Phase Jitter and PSRR

V_{DD} = 1.8 V, 2.5 or 3.3 V ± 5%, T_A = -40 to 105 °C

Parameter	Symbol	Test Condition/Comment	Min	Тур	Max	Unit
Phase Jitter (RMS, 12 kHz - 20 MHz) ^{1,2}	фJ	Differential Formats	_	350	750	fs
F _{CLK} ≥ 10 MHz		CMOS, Dual CMOS		350		fs
Phase Jitter (RMS, 50 kHz - 20 MHz)	фл	Differential Formats	—	150	250	fs
F _{CLK} ≥ 100 MHz		CMOS, Dual CMOS	—	100	—	fs
Spurs Induced by External Power Supply Noise	PSRR	100 kHz sine wave	—	-76	—	dBc
50 mV _{PP} Ripple		200 kHz sine wave	_	-75	_	
LVDS 156.25 MHz Output		500 kHz sine wave	_	-75	_	
V _{DD} = 1.8 V		1 MHz sine wave	—	-75	—	
Spurs Induced by External Power Supply Noise	PSRR	100 kHz sine wave	—	-83	—	dBc
50 mV _{PP} Ripple		200 kHz sine wave	_	-83	_	
LVDS 156.25 MHz Output		500 kHz sine wave	_	-83	_	
V _{DD} = 2.5 or 3.3 V		1 MHz sine wave	_	-82	_	

Notes:

1. Applies to output frequency: 50, 100, 156.25, 212.5, 350 MHz.

2. Guaranteed by characterization. Jitter inclusive of any spurs.




Figure 2.1. Phase Noise at 156.25 MHz

Table 2.3. PCI-Express Clock Outputs (100 MHz HCSL)

VDD = 1.8 V, 2.5 or 3.3 V ± 5%, TA = -40 to 105 °C

Parameter	Test Condition	Specification	Max	Units
PCIe Gen 1.1	Includes PLL BW 1.5 - 22 MHz	N/A	0.311	ps
	Peaking = 3dB, T _D =10 ns			
PCle Gen 2.1	Includes PLL BW 5MHz & 8 - 16 MHz	3.1	0.022	ps
	Peaking = 0.01 - 1 dB & 3 dB, T⊳=12ns			
	Low Band, F < 1.5 MHz			
	Includes PLL BW 5MHz & 8 - 16 MHz	3.0	0.259	ps
	Peaking = 0.01 - 1 dB & 3 dB, T _D =12ns			
	High Band, 1.5 MHz < F < Nyquist			
PCIe Gen 3.0	Includes PLL BW 2 - 4 MHz & 5 MHz	1	0.085	ps
Common Clock	Peaking = 0.01 - 2dB & 1dB, T _D =12 ns			
	CDR = 10 MHz			
PCle Gen 4.0	Includes PLL BW 2 - 4 MHz & 5 MHz	0.5	0.085	ps
Common Clock	Peaking = 0.01 - 2dB & 1dB, T _D =12 ns			
	CDR = 10 MHz			
PCle Gen 5.0	Includes PLL BW 500 kHz - 1.8 MHz	0.15	0.033	ps
Common Clock	Peaking = 0.01 – 2dB, T⊳=12 ns			
	CDR = 20 MHz			
PCIe Gen 6.0	Includes PLL BW 500 kHz – 1 MHz	0.1	0.021	ps
Common Clock	Peaking = 0.01 – 2dB, T⊳=12 ns			
	CDR = 10 MHz			

Class	Data Rate	Architecture	Specs	Max HF RMS	Max LF RMS	Max Pk-Pk	Compliance Summary
GEN1	2.5 Gb/s	Common Clock	1.1 2.1 3.1	310.77 fs	41.59 fs	N/A	N/A
GEN2	5 Gb/s	Common Clock	1. <mark>1 2.1 3.1</mark>	259.42 fs	21.89 fs	N/A	All PASS
GEN3	8 Gb/s	Common Clock	3. <mark>1 4.</mark> 0	84.54 fs	4.68 fs	N/A	All PASS
GEN4	16 Gb/s	Common Clock	4.0	84.54 fs	4.68 fs	N/A	All PASS
GEN5	32 Gb/s	Common Clock	5.0	32.92 fs	2.09 fs	N/A	All PASS
GEN6	64 Gb/s	Common Clock	6.0	21.00 fs	0.88 fs	N/A	All PASS

Figure 2.2. PCI-Express clock Compliance Summary

Table 2.4. Environmental Compliance and Package Information

Parameter	Test Condition
Moisture Sensitivity Level	2

Notes:

For additional product information not listed in the data sheet (e.g. RoHS Certifications, MSDS data, qualification data, REACH Declarations, ECCN codes, etc.)

Table 2.5. Thermal Conditions

Package	Parameter	Symbol	Test Condition	Value	Unit
5032	Thermal Resistance Junction to Ambient	Θја	Still Air	105	°C/W
6-pin DFN	Thermal Resistance Junction to Board	Θјв	Still Air	81	°C/W
	Max Junction Temperature	TJ	Still Air	125	°C
3225	Thermal Resistance Junction to Ambient	ΘJA	Still Air	108	°C/W
6-pin DFN	Thermal Resistance Junction to Board	Θјв	Still Air	84	°C/W
	Max Junction Temperature	TJ	Still Air	125	°C

Table 2.6. Absolute Maximum Ratings¹

Parameter	Symbol	Rating	Unit
Maximum Operating Temp	Тамах	105	°C
Storage Temperature	Ts	-55 to 105	°C
Supply Voltage	V _{DD}	-0.5 to 3.8	V
Input Voltage	Vin	-0.5 to V _{DD} + 0.3	V
ESD HBM (JESD22-A114)	НВМ	4.0	kV
ESD CDM (JESD22-C101)	CDM	1.0	kV
Solder Temperature ²	Треак	260	°C
Solder Time at T _{PEAK} ²	TP	20 - 40	sec

Notes:

1. Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.

2. The device is compliant with JEDEC J-STD-020.

3. CMOS Buffer and Output Terminations

Dual CMOS output format ordering options support either complementary or in-phase signals for two identical frequency outputs. This feature enables replacement of multiple XOs with a single SWPM201 device.




Figure 3.1. Integrated 1:2 CMOS Buffer Supports In-Phase or Complementary Outputs




Figure 3.2. Dual CMOS termination






Figure 3.3. Single CMOS termination

4. Recommended Output Terminations


The output drivers support AC-coupled or DC-coupled terminations as shown in figures below.





AC-Coupled LVPECL - Thevenin Termination

DC-Coupled LVPECL - Thevenin Termination



AC-Coupled LVPECL - 50 Ω w/VTT Bias

DC-Coupled LVPECL - 50 Ω w/VTT Bias

Ť

AC-Coupled Self-Biased LVEPCL - 50 Ω w/VTT Bias


LVPECL

Receiver

VDD (3.3V, 2.5V)

ськ+

СГК



AC-Coupled Self-Biased LVEPCL - Thevenin Termination


b

SWPMx

Figure 4.1. I	LVPECL	Output	Terminations
---------------	--------	--------	--------------

Table 4.1.	LVPECL	Termination	Resistor	Values
------------	--------	-------------	----------	--------


AC Coupled LVPECL Termination				DC Coupled LVPECL Termination			
Resistor Values					Resistor Values		
V _{DD}	Rp	R ₁	R ₂		V _{DD}	R ₁	R ₂
3.3 V	158 Ω	127 Ω	82.5 Ω		3.3 V	127 Ω	82.5 Ω
2.5 V	92 Ω	250 Ω	62.5 Ω		2.5 V	250 Ω	62.5 Ω



AC-Coupled LVDS


DC-Coupled LVDS






AC-Coupled CML without VCM


AC-Coupled CML with VCM





Source Terminated HCSL


Destination Terminated HCSL



5. Package Outline

5.1. Package Outline (5032)

The figure below illustrates the package details for the SWPM201 devices in 5032 package. The table below lists the values for the dimensions shown in the illustration.






Table 5.1.	Package	Diagram	Dimensions	(mm)
------------	---------	---------	------------	------

Dimension	Min	Nom	Мах
A	0.8	0.85	0.9
A1	0	0.035	0.05
A2		0.65	
A3		0.203 REF	
b	0.59	0.64	0.69
D	3.2 BSC		
E	4 BSC		
е	1.27 BSC		
L	0.7 0.75 0.8		0.8
L1	0.85 REF		
ааа	0.1		
bbb	0.1		
ccc	0.08		
ddd	0.1		
Notes:			

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

5.2. Package Outline (3225)

The figure below illustrates the package details for the SWPM201 devices in 3225 package. The table below lists the values for the dimensions shown in the illustration.




Figure 5.2. SWPM201 3225 Package Outline Diagram

Table 5.2.	Package	Diagram	Dimensions	(mm)
------------	---------	---------	------------	------

Dimension	Min	Nom	Max
A	0.8	0.85	0.9
A1	0	0.035	0.05
A2		0.65	
A3		0.203 REF	
b	0.85	0.9	0.95
b1	0.45	0.5	0.55
D	2.5 BSC		
E	3.2 BSC		
е	1.05 BSC		
L	0.65	0.7	0.75
L1	0.8 REF		
ааа	0.1		
bbb	0.1		
ccc	0.08		
ddd	0.1		
Neters			

Notes:

- 1. The dimensions in parentheses are reference.
- 2. All dimensions in millimeters (mm).
- 3. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

6. PCB Land Pattern (5032 and 3225 package)

The figure below illustrates the PCB land pattern for the SWPM201 The table below lists the values for the dimensions shown in the illustration




Figure 6.1. SWPM201 5032 and 3225 package) PCB Land Pattern

Table 6.1. PCB Land Pattern Dimensions (mm)

Dimension	Description	5032 Package Value (mm)	3225 Package Value (mm)
X1	Width - leads on long sides	0.80	0.75
Y1	Height - leads on long sides	0.69	0.95
Y2	Height - leads on long sides	0.69	0.55
D1	Pitch in X directions of XLY1 leads	2.30	1.65
E1	Lead pitch XLY1 leads	1.27	1.05

Notes:

The following notes and stencil design are shared as recommendations only. A customer or user may find it necessary to use different parameters and fine-tune their SMT process as required for their application and tooling.

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.

4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

Stencil Design

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 0.8:1 for the pads.

Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7. Top Marking (5032 and 3225 Package)

The figure below illustrates the mark specification for the SWPM201 The table below lists the line information.




Figure 7.1. SWPM201 Top Mark

Frequency ex156.250000=156.25MHZ

Table 7.1. SWPM201 Top Mark Description

Line	Position	Description	
1	1-4	Device Name	
2	1-6	Frequency	
3	Position 1	Pin 1 orientation mark (dot)	
	Position 2-3	Year (last two digits of the year), to be assigned by assembly site (ex: 2017 = 17)	
	Position 4-5	Calendar Work Week number (1-53), to be assigned by assembly site	

8. IMPORTANT NOTICE AND DISCLAIMER

Starwave provides technical information such as datasheets, characterization reports, application notes, reference designs, and other resources "as is" and with all faults, and disclaims all warranties, express and implied, including without limitation any implied warranties of merchantability, fitness for a particular purpose or non-infringement of third-party intellectual property rights. These resources are subject to change without notice except when PCN is applicable. Starwave grants you permission to use these resources only for development of an application that uses the Starwave products described in the resource. Other reproduction and display of these resources are prohibited. No license is granted to any other Starwave intellectual property right or to any third-party intellectual property right. Starwave disclaims responsibility for, and you will fully indemnify Starwave and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

9. Revision History

Rev	Date	Description		
1.01	Dec 2021	Adjusted the PCB land pattern dimensions		
1.00	Sep 2021	With certain specification update		
	0.95 Jun 2021	Corrected the Ordering Guide		
		Insert -40~105°C temperature range option		
0.95		Insert section "PCIe clock compliance"		
		Insert section "IMPORTANT NOTICE AND DISCLAIMER"		
0.94	Mar 2021	Updated the Ordering Guide		
0.02	0.93 Feb 2021	Corrected the Top Mark		
0.93		Corrected the storage temperature		
		Corrected the PCB Land Pattern description		
0.92	Feb 2021	Corrected the Top Mark description		
		Updated the Ordering Guide		
0.91	Oct 2020	Removed Note 3 "IEEE802.3-2005 10GbE jitter mask."		
0.91		Corrected figure # of section 3 and section		
0.90	Sep 2020	Initial release		

单击下面可查看定价,库存,交付和生命周期等信息

>>STARWAVE(思大)

>>点击查看相关商品