


Automotive-grade N-channel 1000 V, 5.4 Ω typ., 2.2 A SuperMESH Power MOSFET in a DPAK package

Features





Order code	V _{DS}	R _{DS(on)} max.	I _D
STD4NK100Z	1000 V	6.8 Ω	2.2 A

- AEC-Q101 qualified
- 100% avalanche tested
- · Gate charge minimized
- · Very low intrinsic capacitance
- Zener-protected

Applications

Switching applications

Description

This high-voltage device is a Zener-protected N-channel Power MOSFET developed using the SuperMESH technology by STMicroelectronics, an optimization of the well-established PowerMESH. In addition to a significant reduction in on-resistance, this device is designed to ensure a high level of dv/dt capability for the most demanding applications.



AM01476v1 tab



Product status link STD4NK100Z

Product summary ⁽¹⁾		
Order code STD4NK100Z		
Marking	4NK100Z	
Package DPAK		
Packing	Tape and reel	

 The HTRB test was performed at 80% V_{(BR)DSS} in compliance with AEC-Q101 rev. C. All the other tests were performed according to rev. D.



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	1000	V
V _{GS}	Gate-source voltage	±30	V
1-	Drain current (continuous) at T _C = 25 °C	2.2	
I _D	Drain current (continuous) at T _C = 100 °C	1	A
I _{DM} ⁽¹⁾	Drain current (pulsed)	8.8	А
P _{TOT}	Total power dissipation at T _C = 25 °C 90		W
ESD	Gate-source human body model (R = 1.5 k Ω , C = 100 pF)		kV
dv/dt ⁽²⁾	Peak diode recovery voltage slope		V/ns
T _{stg}	Storage temperature range -55 to 150		
TJ	Operating junction temperature range	-55 (0 150	°C

^{1.} Pulse width limited by safe operating area.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	1.39	°C/W
R _{thJA} (1)	Thermal resistance, junction-to-ambient	50	°C/W

^{1.} When mounted on 1 inch² FR-4, 2 Oz copper board.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _J max.)	2.5	Α
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	110	mJ

^{2.} $I_{SD} \le 2.2 \; A, \; di/dt \le 200 \; A/\mu s, \; V_{DS} \; (peak) \le V_{(BR)DSS}, \; V_{DD} \le V_{(BR)DSS}.$



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified.

Table 4. On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	1000			V
lass	Zoro goto voltago drain ourrent	V _{GS} = 0 V, V _{DS} = 1000 V			1	
I _{DSS}	Zero gate voltage drain current	V_{GS} = 0 V, V_{DS} = 1000 V, T_{C} = 125 °C ⁽¹⁾			50	μA
I _{GSS}	Gate body leakage current	V _{DS} = 0 V, V _{GS} = ±20 V			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 50 \mu A$	3.0	3.75	4.5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 1.1 A		5.4	6.8	Ω

^{1.} Specified by design, not tested in production.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	601	-	pF
C _{oss}	Output capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V		53	-	pF
C _{rss}	Reverse transfer capacitance			12	-	pF
Coss eq. (1)	Equivalent output capacitance	V _{GS} = 0 V, V _{DS} = 0 to 800 V	-	15	-	pF
Qg	Total gate charge	V _{DD} = 800, I _D = 2.5 A, V _{GS} = 0 to 10 V (see Figure 14. Test circuit for gate charge behavior)		18	-	nC
Q _{gs}	Gate-source charge			3.6	-	nC
Q _{gd}	Gate-drain charge			9.2	-	nC

^{1.} $C_{\text{OSS eq.}}$ is defined as the constant equivalent capacitance giving the same charging time as C_{OSS} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 500 V, I _D = 1.25 A,	-	15	-	ns
t _r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	7.5	-	ns
t _{d(off)}	Turn-off delay time	see (Figure 13. Test circuit for resistive load switching times and		32	-	ns
t _f	Fall time	Figure 18. Switching time waveform)	-	39	-	ns



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		2.2	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		8.8	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 2.5 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	I_{SD} = 2.5 A, di/dt = 100 A/µs,	-	584		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V	-	2.3		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	8		Α
t _{rr}	Reverse recovery time	I_{SD} = 2.5 A, di/dt = 100 A/µs,	-	628		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V, T _J = 150 °C	-	2.5		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	8.1		Α

^{1.} Pulse width limited by safe operating area.

^{2.} Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.



2.1 Electrical characteristics (curves)






Figure 2. Normalized transient thermal impedance $K = \frac{GC20930}{\delta = 0.5}$ $0.2 = \frac{0.1}{0.05}$ $0.02 = \frac{Z_{th} = k * R_{thJC}}{\delta = t_p / T}$ $10^{-2} = \frac{10^{-2}}{10^{-5}} = \frac{10^{-4}}{10^{-3}} = \frac{10^{-2}}{10^{-1}} = \frac{10^{-1}}{t_p} (s)$










Figure 7. Typical capacitance characteristics




Figure 8. Normalized gate threshold vs temperature




Figure 9. Normalized on-resistance vs temperature




Figure 10. Typical reverse diode forward characteristics




Figure 11. Normalized breakdown voltage vs temperature





Figure 12. Maximum avalanche energy vs temperature






3 Test circuits


Figure 13. Test circuit for resistive load switching times


AM01468v1

Figure 15. Test circuit for inductive load switching and diode recovery times

AM01470v1









4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 DPAK (TO-252) type A2 package information

Figure 19. DPAK (TO-252) type A2 package outline






Table 8. DPAK (TO-252) type A2 mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
А	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.10	5.20	5.30
е	2.159	2.286	2.413
e1	4.445	4.572	4.699
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°






Figure 20. DPAK (TO-252) recommended footprint (dimensions are in mm)

Notes:


- 1) This footprint is able to ensure insulation up to 630 Vrms (according to CEI IEC 664-1)
- 2) The device must be positioned within $\boxed{\oplus 0.05 \mid A \mid B}$


FP_0068772_34



4.2 DPAK (TO-252) packing information

Figure 21. DPAK (TO-252) tape outline






AM08852v1



Figure 22. DPAK (TO-252) reel outline



AM06038v1

Table 9. DPAK (TO-252) tape and reel mechanical data

	Таре			Reel		
Dim.	n	nm	Dim	mm		
Dim.	Min.	Max.	Dim.	Min.	Max.	
A0	6.8	7	Α		330	
В0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
Е	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1	Base	qty.	2500	
P1	7.9	8.1	Bulk	qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				



Revision history

Table 10. Document revision history

Date	Revision	Changes
01-Oct-2013	1	First release.
13-Apr-2015	2	Document status promoted from preliminary to production data. Updated title and features in cover page. Updated Section 2.1: Electrical characteristics (curves) and Section 4: Package information. Minor text changes.
04-Apr-2023	3	Updated Section 4 Package information Minor text changes.



Contents

1	Elec	trical ratings	2
2	Electrical characteristics		
		Electrical characteristics (curves)	
3	Test	circuits	7
4	Package information		8
	4.1	DPAK (TO-252) type A2 package information	8
	4.2	DPAK (TO-252) packing information	11
Rev	ision	history	13



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics - All rights reserved

单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)