


# N-channel 800 V, 0.400 Ω typ., 12 A MDmesh™ K5 Power MOSFET in a TO-220FP ultra narrow leads package



TO-220FP ultra narrow leads



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	l <sub>D</sub>
STFU14N80K5	800 V	0.445 Ω	12 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- · Zener-protected

## **Applications**

· Switching applications

#### **Description**

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.



#### Product status link

STFU14N80K5

Product summary				
Order code	STFU14N80K5			
Marking	14N80K5			
Package	TO-220FP ultra narrow leads			
Packing	Tube			



# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit		
$V_{GS}$	Gate-source voltage	± 30	V		
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	12	Α		
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	7.4	Α		
I <sub>D</sub> (2)	Drain current (pulsed)	48	Α		
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	30	W		
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; T <sub>C</sub> =25 °C)				
dv/dt (3)	Peak diode recovery voltage slope	4.5	V/ns		
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/115		
T <sub>stg</sub>	Storage temperature range	- 55 to 150	°C		
TJ					

- 1. Limited by maximum junction temperature.
- 2. Pulse width limited by safe operating area.
- 3.  $I_{SD} \le 12$  A, di/dt = 100 A/ $\mu$ s;  $V_{DS}$  (peak)  $< V_{(BR)DSS}, V_{DD} = 640$  V
- 4.  $V_{DS} \le 640 \text{ V}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	4.2	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>jmax</sub> )	4	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting Tj = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 50 V)	270	mJ



## 2 Electrical characteristics

 $T_C$  = 25 °C unless otherwise specified.

Table 4. On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA	800			V
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 800 V			1	μΑ
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			50	μА
I <sub>GSS</sub>	Gate body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6 A		0.400	0.445	Ω

<sup>1.</sup> Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	620	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	60	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	0.8	-	pF
C <sub>o(tr)</sub> (1)	Equivalent capacitance time related	V = 0 to 640 V V = 0 V	-	107	-	pF
C <sub>o(er)</sub> (2)	Equivalent capacitance energy related	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$ V	-	39	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz , I <sub>D</sub> = 0 A	-	6.5	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 640 V, I <sub>D</sub> = 12 A	-	22	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	4.3	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15. Test circuit for gate charge behavior	-	16.5	-	nC

<sup>1.</sup> Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 400 V, $I_D$ =6 A, $R_G$ = 4.7 $\Omega$	-	12.5	-	ns
t <sub>r</sub>	Rise time	V <sub>GS</sub> = 10 V		8	-	ns
t <sub>d(off)</sub>	Turn-off delay time	see ( Figure 14. Test circuit for resistive load switching times and	-	33	-	ns
t <sub>f</sub>	Fall time	Figure 19. Switching time waveform)	-	10	-	ns

<sup>2.</sup> Energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		12	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		48	Α
V <sub>SD</sub> (2)	Forward on voltage	I <sub>SD</sub> = 12 A, V <sub>GS</sub> = 0 V	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 12 A, di/dt = 100 A/μs,V <sub>DD</sub> = 60 V (see )Figure 16. Test circuit for inductive	-	365		ns
Q <sub>rr</sub>	Reverse recovery charge		-	4.77		μC
I <sub>RRM</sub>	Reverse recovery current	load switching and diode recovery times	-	26		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 12 A, di/dt = 100 A/µs V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C (see )Figure 16. Test circuit for inductive load switching and diode recovery times	-	485		ns
Q <sub>rr</sub>	Reverse recovery charge		-	5.85		μC
I <sub>RRM</sub>	Reverse recovery current		-	24		Α

<sup>1.</sup> Pulse width limited by safe operating area

Table 8. Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)GSO</sub>	Gate-source breakdown voltage	$I_{GS}$ = ± 1mA, $I_D$ = 0 A	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

<sup>2.</sup> Pulsed: pulse duration = 300 μs, duty cycle 1.5%



## 2.1 Electrical characteristics (curves)







Figure 3. Output characteristics

GIPG171115VK84FOCH








Figure 5. Gate charge vs gate-source voltage




Figure 6. Static drain-source on-resistance




Figure 7. Capacitance variations




Figure 8. Normalized gate threshold voltage vs temperature




Figure 9. Normalized on-resistance vs temperature




Figure 10. Normalized  $V_{(BR)DSS}$  vs temperature






Figure 11. Maximum avalanche energy vs starting T<sub>J</sub>




Figure 12. Source-drain diode forward characteristics





Figure 13. Maximum avalanche energy vs starting T<sub>J</sub>





#### 3 **Test circuits**

Figure 14. Test circuit for resistive load switching times




Figure 15. Test circuit for gate charge behavior





Figure 17. Unclamped inductive load test circuit

Figure 16. Test circuit for inductive load switching and diode recovery times






Figure 18. Unclamped inductive waveform





Figure 19. Switching time waveform







# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

## 4.1 TO-220FP ultra narrow leads package information

Figure 20. TO-220FP ultra narrow leads package outline





8576148\_2



Table 9. TO-220FP ultra narrow leads mechanical data

Dim.	mm				
Dim.	Min.	Тур.	Max.		
Α	4.40		4.60		
В	2.50		2.70		
D	2.50		2.75		
E	0.45		0.60		
F	0.65		0.75		
F1	-		0.90		
G	4.95		5.20		
G1	2.40	2.54	2.70		
Н	10.00		10.40		
L2	15.10		15.90		
L3	28.50		30.50		
L4	10.20		11.00		
L5	2.50		3.10		
L6	15.60		16.40		
L7	9.00		9.30		
L8	3.20		3.60		
L9	-		1.30		
Dia.	3.00		3.20		



# **Revision history**

Table 10. Document revision history

Date	Revision	Changes
10-Jan-2019	1	First release.



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

# 单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)