

N-channel 30 V, 4 m Ω typ., 80 A Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	VDS	RDS(on) max.	ID	Ртот
STD80N3LL	30 V	5.2 mΩ	80 A	75 W

- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

Applications

• Switching applications

Description

This device is an N-channel Power MOSFET with very low $R_{\text{DS}(\text{on})}$ in all packages.

Table 1: Device summary

Order code	Marking	Package	Packaging				
STD80N3LL	80N3LL	DPAK	Tape and reel				

DocID029591 Rev 2

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	5
3	Test cir	cuits	7
4	Dookog	e information	8
4	rackay		•••••••••••••••••••••••••••••••••••••••
4	•	DPAK package information	
4	4.1		9



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	30	V
V _{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	80	А
ID ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	60	А
I _{DM} ⁽¹⁾⁽²⁾	Drain current (pulsed)	320	А
Ртот ⁽¹⁾	Total dissipation at $T_C = 25 \ ^{\circ}C$	75	W
Tj	Operating junction temperature range	55 to 175	°C
T _{stg}	Storage temperature range	-55 to 175	C

Notes:

⁽¹⁾This value is limited by package

 $^{(2)}\mbox{Pulse}$ width limited by safe operating area

Table 3: Thermal data					
Symbol Parameter Value Unit					
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb max.	50	°C/W		
R _{thj} -case	Thermal resistance junction-case max.	2	°C/W		

Notes:

 $^{(1)}\!When$ mounted on FR-4 board of 1 inch², 2oz Cu



2 Electrical characteristics

(T_c = 25 °C unless otherwise specified)

	Table	4: On/on states				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, \text{ V}_{GS} = 0 \text{ V}$	30			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V V _{DS} = 30 V			1	μA
I _{GSS}	Gate-body leakage current	$V_{GS}=20~V,~V_{DS}=0~V$			100	nA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 250 µA	1		2.5	V
D	Static drain-source	V_{GS} = 10 V, I_{D} = 40 A		4	5.2	mΩ
RDS(on)	on-resistance	V_{GS} = 4.5 V, I_{D} = 40 A		5.5	6.5	mΩ

Table 4: On/off states

Table	5:	Dynamic	
	•••	2 y	

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	1640	-	
Coss	Output capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V	-	207	-	pF
Crss	Reverse transfer capacitance	VGS – 0 V	-	160	-	
Qg	Total gate charge	$V_{DD} = 15 \text{ V}, \text{ I}_{D} = 80 \text{ A},$	-	18	-	
Qgs	Gate-source charge	$V_{GS} = 4.5 V$ (see Figure	-	5.3	-	nC
Q _{gd}	Gate-drain charge	14: "Test circuit for gate charge behavior")	-	8.8	-	

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 15 \text{ V}, \text{ I}_{D} = 40 \text{ A},$	-	6.4	-	ns
tr	Rise time	$R_{G} = 4.7 \Omega, V_{GS} = 10 V$	-	8	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13: "Test circuit for resistive load	-	36	-	ns
t _f	Fall time	switching times")	-	12	-	ns

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vsd ⁽¹⁾	Forward on voltage	$I_{SD} = 80 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.2	V
trr	Reverse recovery time	I _D = 80 A, di/dt = 100 A/µs	-	21		ns
Qrr	Reverse recovery charge	V _{DD} = 24 V (see Figure 15: "Test circuit for inductive	-	14		nC
I _{RRM}	Reverse recovery current	load switching and diode recovery times")	-	1.3		A


Notes:


 $^{(1)}\text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%






57









DocID029591 Rev 2


5/15

Electrical characteristics

STD80N3LL










6/15



3 Test circuits







57

DocID029591 Rev 2

7/15


4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



57

4.1 DPAK package information




Package information

STD80N3LL


	Table 8: DPAK (TO-252)) type A2 mechanical da	ta
Dim.		mm	
Dim.	Min.	Тур.	Max.
А	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.10	5.20	5.30
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°




Package information














Table 9: DPAK (TO-252) tape and reel mechanical data						
	Таре			Reel		
Dim	r	nm	Dim	m	ım	
Dim.	Min.	Max.	Dim.	Min.	Max.	
A0	6.8	7	A		330	
B0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
E	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1	Bas	e qty.	2500	
P1	7.9	8.1	Bul	k qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				

Table 9: DPAK (TO-252) tape and reel mechanical data



5 Revision history

Table 10: Document revision history

Date	Revision	Changes
26-Jul-2016	1	First release.
06-Dec-2016	2	Document status promoted from preliminary to production data. Updated Section 2: "Electrical characteristics" and added Section 2.1: "Electrical characteristics (curves)". Minor text changes.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)