

STW57N65M5, STWA57N65M5

Datasheet - production data

N-channel 650 V, 0.056 Ω typ., 42 A MDmesh[™] V Power MOSFETs in TO-247 and TO-247 long leads packages





Figure 1. Internal schematic diagram



Features

Order codes	V _{DS} @ T _{Jmax}	R _{DS(on)} max	I _D
STW57N65M5	710 V	0.063 Ω	42 A
STWA57N65M5		0.063 12	42 A

- Worldwide best R_{DS(on)}*area amongst the silicon based devices
- Higher V_{DSS} rating, high dv/dt capability
- Excellent switching performance
- Easy to drive, 100% avalanche tested

Applications

• Switching applications

Description

These devices are N-channel MDmesh[™] V Power MOSFETs based on an innovative proprietary vertical process technology, which is combined with STMicroelectronics' well-known PowerMESH[™] horizontal layout structure. The resulting product has extremely low onresistance, which is unmatched among siliconbased Power MOSFETs, making it especially suitable for applications which require superior power density and outstanding efficiency.

Table 1. Device summary

Order codes	Marking	Packages	Packaging
STW57N65M5	57N65M5	TO-247	Tube
STWA57N65M5	37103103	TO-247 long leads	Tube

DocID024050 Rev 2

This is information on a product in full production.

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	9
4	Package mechanical data 1	0
5	Revision history1	5



1

Electrical ratings

Symbol	Parameter	Value	Unit	
V _{GS}	Gate- source voltage	± 25	V	
۱ _D	Drain current (continuous) at T _C = 25 °C	42	Α	
I _D	Drain current (continuous) at T _C = 100 °C	26.5	А	
I _{DM} ⁽¹⁾	Drain current (pulsed)	168	А	
P _{TOT}	Total dissipation at $T_C = 25 \text{ °C}$ 250			
I _{AR}	Max current during repetitive or single pulse avalanche (pulse width limited by T _{JMAX}) 11		А	
E _{AS}	Single pulse avalanche energy (starting $T_j = 25^{\circ}C$, $I_D = I_{AR}$, $V_{DD} = 50V$)	960	mJ	
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns	
dv/dt ⁽³⁾) MOSFET dv/dt ruggedness 50		V/ns	
T _{stg}	Storage temperature -55 to 150		°C	
Тj	Max. operating junction temperature	150	°C	

Table 2. Absolute maximum ratings

1. Pulse width limited by safe operating area.

2. I_{SD} \leq 42 A, di/dt \leq 400 A/ μ s, V_{DS(peak)} < V_{(BR)DSS}, V_{DD} = 400 V

3. $V_{DS} \leq 520 V$

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	0.50	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max	50	°C/W



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_{D} = 1 \text{ mA}, V_{GS} = 0$	650			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = 650 V V _{DS} = 650 V, T _C =125 °C			1 100	μΑ μΑ
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 25 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	3	4	5	V
R _{DS(on}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 21 A		0.056	0.063	Ω

Table 4. On /off states

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	4200	-	pF
C _{oss}	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	115		pF
C _{rss}	Reverse transfer capacitance	V _{GS} = 0	-	9		pF
C _{o(er)} ⁽¹⁾	Equivalent output capacitance energy related		-	93	-	pF
C _{o(tr)} ⁽²⁾	Equivalent output capacitance time related	$V_{GS} = 0, V_{DS} = 0$ to 520 V	-	303	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz, I _D =0	-	1.3	-	Ω
Qg	Total gate charge	V _{DD} = 520 V, I _D = 21 A,	-	98	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	23		nC
Q _{gd}	Gate-drain charge	(see <i>Figure 17</i> and <i>20</i>)	-	40		nC

1. $C_{o(er)}$ is a constant capacitance value that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}

2. $C_{o(tr)}$ is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}



	Table	0. Ownering times				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(V)}	Voltage delay time		-	73	-	ns
t _{r(V)}	Voltage rise time	V _{DD} = 400 V, I _D = 28 A, R _G = 4.7 Ω, V _{GS} = 10 V	-	15	-	ns
t _{f(i)}	Current fall time	$G_{G} = 4.7 \Omega_{2}, V_{GS} = 10 V$ (see <i>Figure 17</i> and 20)	-	12	-	ns
t _{c(off)}	Crossing time		-	19	-	ns

Table 6. Switching times

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current				42	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		168	А
V _{SD} ⁽²⁾	Forward on voltage $I_{SD} = 42 \text{ A}, V_{GS} = 0$		-		1.5	V
t _{rr}	Reverse recovery time		-	418		ns
Q _{rr}	Reverse recovery charge	I _{SD} = 42 A, di/dt = 100 A/μs V _{DD} = 100 V (see <i>Figure 17</i>)	-	8		μC
I _{RRM}	Reverse recovery current		-	40		А
t _{rr}	Reverse recovery time	I _{SD} = 42 A, di/dt = 100 A/μs	-	528		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 100 V, T _j = 150 °C	-	12		μC
I _{RRM}	Reverse recovery current	(see Figure 17)	-	44		А

1. Pulse width limited by safe operating area

2. Pulsed: pulse duration = $300 \,\mu$ s, duty cycle 1.5%



2.1 Electrical characteristics (curves)





Figure 4. Output characteristics











Figure 5. Transfer characteristics












Figure 10. Normalized gate threshold voltage vs temperature




Figure 12. Source-drain diode forward characteristics




Figure 9. Output capacitance stored energy




Figure 11. Normalized on-resistance vs temperature





Figure 13. Normalized V_{DS} vs temperature








Figure 14. Switching losses vs gate resistance ⁽¹⁾

1. Eon including reverse recovery of a SiC diode



Test circuits 3

Figure 15. Switching times test circuit for resistive load




Figure 17. Test circuit for inductive load switching and diode recovery times





Figure 19. Unclamped inductive waveform


VD

ldм


lр


V(BR)DSS













Vdd

DocID024050 Rev 2

Vdd

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



Dim		mm.			
Dim.	Min.	Тур.	Max.		
А	4.85		5.15		
A1	2.20		2.60		
b	1.0		1.40		
b1	2.0		2.40		
b2	3.0		3.40		
С	0.40		0.80		
D	19.85		20.15		
E	15.45		15.75		
е	5.30	5.45	5.60		
L	14.20		14.80		
L1	3.70		4.30		
L2		18.50			
ØP	3.55		3.65		
ØR	4.50		5.50		
S	5.30	5.50	5.70		

Table 8. TO-247 mechanical data






Figure 21. TO-247 drawing



Table 5. 10-247 long leads mechanical data				
Dim.		mm	1	
2	Min.	Тур.	Max.	
A	4.90		5.15	
D	1.85		2.10	
E	0.55		0.67	
F	1.07		1.32	
F1	1.90		2.38	
F2	2.87		3.38	
G		10.90 BSC		
н	15.77		16.02	
L	20.82		21.07	
L1	4.16		4.47	
L2	5.49		5.74	
L3	20.05		20.30	
L4	3.68		3.93	
L5	6.04		6.29	
М	2.25		2.55	
V		10°		
V1		3°		
V3		20°		
Dia.	3.55		3.66	

Table 9. TO-247 long leads mechanical data






Figure 22. TO-247 long leads drawing



5 Revision history

Date	Revision	Changes
17-Dec-2012	1	First release.
13-Dec-2013	2	 Modified: <i>Figure 1</i> Added: MOSFET dv/dt ruggedness parameter in <i>Table 2</i> and note 3 Modified: test conditions C_{o(er)} and C_{o(tr)} in <i>Table 5</i> Updated: the entire <i>Section 2.1: Electrical characteristics (curves)</i> except <i>Figure 14: Switching losses vs gate resistance</i> Updated: <i>Section 4: Package mechanical data</i> Minor text changes

Table 10. Document revision history



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)