
life.augmented

STB35N60DM2

Datasheet - production data

N-channel 600 V, 0.094 Ω typ., 28 A MDmesh[™] DM2 Power MOSFET in a D²PAK package

Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ID	Ртот
STB35N60DM2	600 V	0.110 Ω	28 A	210 W

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

• Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmeshTM DM2 fast recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low $R_{DS(on)}$, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STB35N60DM2	35N60DM2	D²PAK	Tape and reel

DocID028331 Rev 1

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	D ² PAK (TO-263) type A package information	9
	4.2	D ² PAK packing information	12
5	Revisio	n history	14



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
1-	Drain current (continuous) at T _{case} = 25 °C	28	А
Ι _D	Drain current (continuous) at T _{case} = 100 °C	17	A
I _{DM} ⁽¹⁾	Drain current (pulsed)	112	А
P _{TOT}	Total dissipation at T _{case} = 25 °C	210	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	50	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	v/ns
T _{stg}	Storage temperature	55 to 150	°C
Tj	Operating junction temperature	-55 to 150	C

Notes:

 $^{\left(1\right) }$ Pulse width is limited by safe operating area.

 $^{(2)}$ I_{SD} ≤ 28 A, di/dt=900 A/µs; V_{DS} peak < V_{(BR)DSS}, V_{DD} = 400.

⁽³⁾ $V_{DS} \le 480 \text{ V}.$

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.6	°C AM
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	30	°C/W

Notes:

 $^{(1)}$ When mounted on a 1-inch² FR-4, 2 Oz copper board.

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive	6	А
E _{AS} ⁽¹⁾	Single pulse avalanche energy	650	mJ

Notes:

 $^{(1)}$ starting T_{j} = 25 °C, I_{D} = $I_{AR},\,V_{DD}$ = 50 V.



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	600			V
		$V_{GS} = 0 V, V_{DS} = 600 V$			10	
Inee	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 600 V,$ $T_{case} = 125 °C$			100	μA
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 V, V_{GS} = \pm 25 V$			±5	μA
V _{GS(th)}	Gate threshold voltage	V_{DS} = V_{GS} , I_D = 250 μ A	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, I_D = 14 \text{ A}$		0.094	0.11	Ω

Table 6: Dynamic						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	2400	-	
C _{oss}	Output capacitance	$V_{DS} = 100 \text{ V}, \text{ f} = 1 \text{ MHz}, \text{ V}_{GS} = 0 \text{ V}$	-	110	-	pF
Crss	Reverse transfer capacitance		-	2.8	-	
Coss eq. ⁽¹⁾	Equivalent output capacitance	$V_{DS} = 0$ to 480 V, $V_{GS} = 0$ V	-	190	-	pF
R _G	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	4.3	-	Ω
Qg	Total gate charge		-	54	-	
Q _{gs}	Gate-source charge	V_{DD} = 480 V, I_D = 28 A, V_{GS} = 10 V (see Figure 15: "Test circuit for gate charge behavior")	-	14.6	-	nC
Q _{gd}	Gate-drain charge	······,	-	24.2	-	

Notes:

 $^{(1)}$ $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .



Electrical characteristics

Table 7: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t _{d(on)}	Turn-on delay time	$V_{rr} = 300 V_{rr} = 14 A P_{rr} = 47 O_{rr}$	-	21.2	-		
tr	Rise time	$V_{DD} = 300 \text{ V}, I_D = 14 \text{ A} \text{ R}_G = 4.7 \Omega,$ $V_{GS} = 10 \text{ V}$ (see Figure 14: "Test circuit for	-	17	-		
t _{d(off)}	Turn-off delay time	resistive load switching times" and Figure 19: "Switching time waveform")	-	68	-	ns	
t _f	Fall time		-	10.7	-		

Table	8:	Source-	drain	diode
-------	----	---------	-------	-------

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		28	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		112	A
V _{SD} ⁽²⁾	Forward on voltage	$V_{GS} = 0 V, I_{SD} = 28 A$	-		1.6	V
t _{rr}	Reverse recovery time		-	120		ns
Q _{rr}	Reverse recovery charge	I_{SD} = 28 A, di/dt = 100 A/µs, V_{DD} = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	572		nC
I _{rrm}	Reverse recovery current	ioad switching and diode recovery times)		10.2		A
t _{rr}	Reverse recovery time		-	215		ns
Q _{rr}	Reverse recovery charge	$I_{SD} = 28 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}, V_{DD} = 60 \text{ V},$ $T_j = 150 ^\circ\text{C}$ (see Figure 16: "Test circuit for inductive load switching and diode	-	1.89		μC
I _{RRM}	Reverse recovery current	recovery times")	-	17.7		A

Notes:

 $^{\left(1\right) }$ Pulse width is limited by safe operating area.


 $^{(2)}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.


Table 9:	Gate-source	Zener	diode
10010 01	Outo 0001.00		


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	$I_{GS} = \pm 250 \ \mu A, I_D = 0 \ A$	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.














Electrical characteristics










57

3 Test circuits








8/15



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 D²PAK (TO-263) type A package information






Package information

STB35N60DM2

	Table 10: D ² PAK (TO-263) type A package mechanical data				
	mm				
Dim.	Min.	Тур.	Max.		
A	4.40		4.60		
A1	0.03		0.23		
b	0.70		0.93		
b2	1.14		1.70		
С	0.45		0.60		
c2	1.23		1.36		
D	8.95		9.35		
D1	7.50	7.75	8.00		
D2	1.10	1.30	1.50		
E	10		10.40		
E1	8.50	8.70	8.90		
E2	6.85	7.05	7.25		
е		2.54			
e1	4.88		5.28		
н	15		15.85		
J1	2.49		2.69		
L	2.29		2.79		
L1	1.27		1.40		
L2	1.30		1.75		
R		0.4			
V2	0°		8°		


10/15







4.2 D²PAK packing information






Table 11: D ² PAK tape and reel mechanical data
--

Таре			Reel			
Dim.	mm		Dim.	mm		
	Min.	Max.	Dim.	Min.	Max.	
A0	10.5	10.7	А		330	
B0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
E	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	Ν	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1				
P1	11.9	12.1	Base qty		1000	
P2	1.9	2.1	Bulk qty		1000	
R	50					
Т	0.25	0.35				
W	23.7	24.3				



5 Revision history

Table 12: Document revision history

Date	Revision	Changes
08-Sep-2015	1	Initial version



STB35N60DM2

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)