

# STW65N80K5

# N-channel 800 V, 0.07 Ω typ., 46 A MDmesh™ K5 Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



## **Features**

Order code	VDS	RDS(on) max.	ID	Ртот
STW65N80K5	800 V	0.08 Ω	46 A	446 W

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best figure of merit (FoM)
- Ultra low gate charge
- 100% avalanche tested
- Zener-protected

## **Applications**

• Switching applications

## Description

This very high voltage N-channel Power MOSFET is designed using MDmesh<sup>™</sup> K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STW65N80K5	65N80K5	TO-247	Tube

DocID027717 Rev 2

This is information on a product in full production.

### Contents

# Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-247 package information	9
5	Revisio	n history	11



# 1 Electrical ratings

 Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	±30	V
	Drain current (continuous) at T <sub>case</sub> = 25 °C	46	٨
lD	Drain current (continuous) at T <sub>case</sub> = 100 °C	30	A
IDM <sup>(1)</sup>	Drain current (pulsed)	184	А
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	446	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	4.5	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/IIS
T <sub>stg</sub>	Storage temperature	55 to 150	°C
Tj	Operating junction temperature	-55 to 150	C

### Notes:

 $^{\left( 1\right) }$  Pulse width is limited by safe operating area.

 $^{(2)}$  I\_{SD}  $\leq 46$  A, di/dt=100 A/µs; V\_{DS} peak < V\_{(BR)DSS}, V\_DD = 80% V\_{(BR)DSS}.

 $^{(3)}$  V<sub>DS</sub>  $\leq 640$  V

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj</sub> -case	Thermal resistance junction-case	0.28	00 A M
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	50	°C/W

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lar <sup>(1)</sup>	Avalanche current, repetitive or not repetitive	16	А
Eas <sup>(2)</sup>	Single pulse avalanche energy	700	mJ

#### Notes:

 $^{\left( 1\right) }$  Pulse width limited by  $T_{jmax}.$ 

 $^{(2)}$  starting  $T_{j}$  = 25 °C,  $I_{D}$  =  $I_{AR},\,V_{DD}$  = 50 V.



# 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

	Table 5: Static						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 1 mA$	800			V	
I <sub>DSS</sub> Zero gate voltage drain current	Zara gata valtaga drain	$V_{GS} = 0 V, V_{DS} = 800 V$			1		
	<b>v v</b>	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V},$ $T_{case} = 125 ^{\circ}\text{C}$			50	μA	
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±20 V			±10	μΑ	
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \ \mu A$	3	4	5	V	
R <sub>DS(on)</sub>	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 23 \text{ A}$		0.07	0.08	Ω	

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	3230	I	
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	310	I	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	3	-	P
Coss(eq) <sup>(1)</sup>	Equivalent output capacitance	$V_{\rm DS}$ = 0 to 640 V, $V_{\rm GS}$ = 0 V	-	734	-	pF
R <sub>G</sub>	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	1.9	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, \text{ I}_{D} = 46 \text{ A},$	-	92	-	
Qgs	Gate-source charge	V <sub>GS</sub> = 10 V (see Figure 14: "Test circuit for gate charge	-	18	I	nC
Q <sub>gd</sub>	Gate-drain charge	behavior")	-	65	-	

### Table 6: Dynamic

#### Notes:

 $^{(1)}$  Coss(eq) is defined as a constant equivalent capacitance giving the same charging time as Coss when Vbs increases from 0 to 80% Vbss.

Table	7:	Switchi	ng times
Iable	•••	••••••	

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 400 \text{ V}, \text{ I}_{D} = 23 \text{ A}$	-	34	-	
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 13: "Test circuit for resistive load switching times"	-	30	-	
t <sub>d(off)</sub>	Turn-off delay time		-	90	-	ns
t <sub>f</sub>	Fall time	and Figure 18: "Switching time waveform")	-	10	-	



#### Electrical characteristics

Table 8: Source-drain diode								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
Isd	Source-drain current		-		46	А		
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		184	А		
Vsd <sup>(2)</sup>	Forward on voltage	$V_{GS}$ = 0 V, $I_{SD}$ = 46 A	-		1.5	V		
trr	Reverse recovery time	$I_{SD}$ = 46 A, di/dt = 100 A/µs, $V_{DD}$ = 60 V (see <i>Figure 15:</i> <i>"Test circuit for inductive load</i>	-	650		ns		
Qrr	Reverse recovery charge		-	20		μC		
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")	-	60		А		
trr	Reverse recovery time	I <sub>SD</sub> = 46 A, di/dt = 100 A/µs,	-	845		ns		
Qrr	Reverse recovery charge	$V_{DD}$ = 60 V, T <sub>j</sub> = 150 °C (see Figure 15: "Test circuit for	-	28		μC		
Irrm	Reverse recovery current	inductive load switching and diode recovery times")	-	66		А		

#### Notes:

 $^{\left( 1\right) }$  Pulse width is limited by safe operating area.

 $^{(2)}$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.


#### Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)</sub> GSO	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	±30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



## 2.1 Electrical characteristics (curves)










6/12



#### **Electrical characteristics**










57

8/12

## 3 Test circuits










# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 4.1 TO-247 package information





### Package information

Table 10: TO-247 package mechanical data

### STW65N80K5

Dim.	mm.			
	Min.	Тур.	Max.	
A	4.85		5.15	
A1	2.20		2.60	
b	1.0		1.40	
b1	2.0		2.40	
b2	3.0		3.40	
с	0.40		0.80	
D	19.85		20.15	
E	15.45		15.75	
е	5.30	5.45	5.60	
L	14.20		14.80	
L1	3.70		4.30	
L2		18.50		
ØP	3.55		3.65	
ØR	4.50		5.50	
S	5.30	5.50	5.70	



# 5 Revision history

 Table 11: Document revision history

\_\_\_\_\_

Date	Revision	Changes
21-May-2015	1	First release.
02-Oct-2015	2	<ul> <li>Text and formatting changes throughout document.</li> <li>Datasheet status promoted from preliminary to production data.</li> <li>On cover page:</li> <li>updated title description and Features table.</li> <li>Updated sections - Electrical ratings and Electrical characteristics.</li> <li>Added section - Electrical characteristics (curves).</li> </ul>



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)