# life.augmented


# STW70N65M2

# N-channel 650 V, 0.039 Ω typ., 63 A MDmesh<sup>™</sup> M2 Power MOSFET in a TO-247 package

Datasheet - production data

# **TO-247**

Figure 1: Internal schematic diagram



### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ID
STW70N65M2	650 V	0.046 Ω	63 A

- Extremely low gate charge
- Excellent output capacitance (C<sub>OSS</sub>) profile
- 100% avalanche tested
- Zener-protected

## **Applications**

• Switching applications

# Description

This device is an N-channel Power MOSFET developed using MDmesh<sup>™</sup> M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

### Table 1: Device summary

	· · · · · · · · · · · · · · · · · · ·						
Order code	Marking	Package	Packaging				
STW70N65M2	70N65M2	TO-247	Tube				

DocID028962 Rev 1

This is information on a product in full production.

### Contents

# Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e mechanical data	9
	4.1	TO-247 package information	9
5	Revisio	n history	11

\_\_\_\_\_ DocID028962 Rev 1



# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit		
V <sub>GS</sub>	Gate-source voltage	± 25	V		
Ι <sub>D</sub>	Drain current (continuous) at $T_c = 25 \text{ °C}$	63	А		
ID	Drain current (continuous) at T <sub>C</sub> = 100 °C	40	А		
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	252	А		
Ртот	Total dissipation at $T_C = 25 \ ^{\circ}C$	446	W		
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	15	V/ns		
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/ns		
T <sub>stg</sub>	Storage temperature range	55 to 150	°C		
Tj	Operating junction temperature range	ating junction temperature range - 55 to 150			

### Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$  width limited by safe operating area.

 $^{(2)}$  I\_{SD}  $\leq 63$  A, di/dt  $\leq 400$  A/µs; V\_{DS peak} < V\_{(BR)DSS}, V\_{DD} = 400 V

<sup>(3)</sup>  $V_{DS} \le 520 \text{ V}$ 

### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max		°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	50	°C/W

### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetetive or not repetetive (pulse width limited by $T_{\text{jmax}})$	4	А
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_j$ = 25 °C, $I_D$ = $I_{AR},$ $V_{DD}$ = 50 V)	3500	mJ



# 2 Electrical characteristics

(T<sub>C</sub>= 25 °C unless otherwise specified)

Table 5: On/off states						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA	650			V
	Zara gata valtaga drain	$V_{GS} = 0 V, V_{DS} = 650 V$			1	μA
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 650 V,$ $T_{C} = 125 °C^{(1)}$			100	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ± 25 V			±5	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS}$ = 10 V, I <sub>D</sub> = 31.5 A		0.039	0.046	Ω

### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Symbol Parameter Test conditions		Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	5140	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	208	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	-	2.9	-	pF
Coss eq. <sup>(1)</sup>	Equivalent output capacitance	$V_{DS} = 0$ V to 520 V, $V_{GS} = 0$ V	-	520	-	pF
R <sub>G</sub>	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D=0 \text{ A}$	-	3	-	Ω
Qg	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 63 \text{ A},$	-	117	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V (see Figure 15: "Test circuit for gate charge	-	21.5	-	nC
Q <sub>gd</sub>	Gate-drain charge	behavior")	-	51	-	nC

### Table 6: Dynamic

### Notes:

 $^{(1)}C_{oss~eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 325 V, I <sub>D</sub> = 31.5 A	-	24	-	ns
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 14: "Test circuit for		22	-	ns
t <sub>d(off)</sub>	Turn-off-delay time	resistive load switching times" and	-	134	-	ns
t <sub>f</sub>	Fall time	Figure 19: "Switching time waveform")	-	11	-	ns

### **Table 7: Switching times**

4/	1	2



### STW70N65M2

### Electrical characteristics


Table 8: Source drain diode						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		63	А
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		252	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$V_{GS} = 0 V, I_{SD} = 63 A$	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 63 A, di/dt = 100 A/μs,	-	584		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for	-	14.5		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	50.5		А
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 63 A, di/dt = 100 A/µs,	-	725		ns
Q <sub>rr</sub>	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see Figure 16: "Test circuit for	-	20		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	55.5		А


### Notes:

 ${}^{(1)}\mbox{Pulse}$  width is limited by safe operating area

 $^{(2)}\text{Pulse test: pulse duration}$  = 300  $\mu\text{s},$  duty cycle 1.5%








DocID028962 Rev 1


57


6/12

### STW70N65M2

### **Electrical characteristics**












# 3 Test circuits








8/12



# 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

# 4.1 TO-247 package information





### Package mechanical data

### STW70N65M2

Table 9: TO-247 package mechanical data					
Dim.		mm.			
Dim.	Min.	Тур.	Max.		
A	4.85		5.15		
A1	2.20		2.60		
b	1.0		1.40		
b1	2.0		2.40		
b2	3.0		3.40		
с	0.40		0.80		
D	19.85		20.15		
E	15.45		15.75		
е	5.30	5.45	5.60		
L	14.20		14.80		
L1	3.70		4.30		
L2		18.50			
ØP	3.55		3.65		
ØR	4.50		5.50		
S	5.30	5.50	5.70		

10/12



# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
04-Feb-2016	1	First release.



### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)