

STF14N80K5, STFI14N80K5

N-channel 800 V, 0.400 Ω typ., 12 A MDmesh™ K5 Power MOSFETs in TO-220FP and I²PAKFP packages

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STF14N80K5	800 V	0.445.0	12 A
STFI14N80K5	800 V	0.445 Ω	12 A

- Industry's lowest R_{DS(on)} x area
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

These very high voltage N-channel Power MOSFET are designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STF14N80K5	1.4NIQOIZE	TO-220FP	Tubo
STFI14N80K5	14N80K5	I ² PAKFP (TO-281)	Tube

December 2015 DocID027725 Rev 2 1/16

Contents

1	Electric	al ratings	3
2		cal characteristics	
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	TO-220FP package information	11
	4.2	I2PAKFP (TO-281) package information	13
5	Revisio	n history	15



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	± 30	V
$I_D^{(1)}$	Drain current (continuous) at T _C = 25 °C	12	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	7.4	Α
I _D ⁽²⁾	Drain current (pulsed)	48	Α
P _{TOT}	Total dissipation at $T_C = 25$ °C	30	W
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; $T_{\rm C}$ =25 °C)	2500	V
dv/dt (3)	Peak diode recovery voltage slope	4.5	\
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	Storage temperature	- 55 to 150	°C
T_J	Operating junction temperature	- 55 10 150	

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	4.2	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})	4	Α
E _{AS}	Single pulse avalanche energy (starting Tj = 25 °C, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	270	mJ



⁽¹⁾Limited by maximum junction temperature.

 $[\]ensuremath{^{(2)}}\mbox{Pulse}$ width limited by safe operating area.

 $^{^{(3)}}$ I_{SD} \leq 12 A, di/dt 100 A/ μ s; V_{DS} peak < V_{(BR)DSS},V_{DD}= 640 V

 $^{^{(4)}}V_{DS} \le 640 \text{ V}$

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			V
	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I _{DSS}		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 ^{\circ}\text{C}$			50	μA
I _{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 6 \text{ A}$		0.400	0.445	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	.,,	-	620	-	pF
C _{oss}	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	ı	60	-	pF
C_{rss}	Reverse transfer capacitance	VG3 - 0 V	-	0.8	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 640 V,	1	107	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{GS} = 0 V$	ı	39	-	pF
R_g	Intrinsic gate resistance	f = 1 MHz , I _D = 0 A	ı	6.5	-	Ω
Q_g	Total gate charge	V _{DD} = 640 V, I _D = 12 A	-	22	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	4.3	-	nC
Q_{gd}	Gate-drain charge	(see Figure 16: "Test circuit for gate charge behavior"	-	16.5	-	nC

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V_{DD} = 400 V, I_{D} =6 A, R_{G} = 4.7 Ω	ı	12.5	1	ns
t _r	Rise time	V _{GS} = 10 V	-	8	-	ns
t _{d(off)}	Turn-off delay time	see (Figure 15: "Test circuit for resistive load switching times" and	ı	33	1	ns
t _f	Fall time	Figure 20: "Switching time waveform")	-	10	-	ns

4

 $^{^{(1)}}$ Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when V_{DS} increases from 0 to 80% V_{DSS}

 $^{^{(2)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when V_{DS} increases from 0 to 80% V_{DSS}

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		12	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		48	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 12 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 12 A, di/dt = 100 A/μs,V _{DD} = 60 V (see Figure 17: "Test circuit for inductive load switching and diode recovery times")	-	365		ns
Q _{rr}	Reverse recovery charge		-	4.77		μC
I _{RRM}	Reverse recovery current		-	26		Α
t _{rr}	Reverse recovery time	$I_{SD} = 12 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	485		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _i = 150 °C (see Figure 17: "Test circuit for inductive load switching and diode recovery times")	-	5.85		μC
I _{RRM}	Reverse recovery current		-	24		А

Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	I_{GS} = ± 1mA, I_{D} = 0 A	30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.





⁽¹⁾Pulse width limited by safe operating area


 $^{^{(2)}\}text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%


2.2 Electrical characteristics (curves)














Figure 9: Normalized gate threshold voltage vs temperature

V_{GS(th)} GIPG171115VK84FVTH

1.2

1.0

0.8

0.6

0.4

-75

-25


25


75


125


T_j(°C)

Figure 10: Normalized on-resistance vs temperature R_{DS(on)} (norm.) GIPG171115VK84FRON V_{GS} = 10 V 2.6 2.2 1.8 1.4 1.0 0.6 0.2L -75 T_j (°C) 25 75 125 -25









47/

3 Test circuits

Figure 15: Test circuit for resistive load switching times


Figure 16: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF 1 kΩ


Vos 1 kΩ 1 kΩ

Vos 1 kΩ 1 kΩ

AM01469v1







577

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-220FP package information

Figure 21: TO-220FP package outline




Table 10: TO-220FP package mechanical data

Di	mm			
Dim.	Min.	Тур.	Max.	
А	4.4		4.6	
В	2.5		2.7	
D	2.5		2.75	
Е	0.45		0.7	
F	0.75		1	
F1	1.15		1.70	
F2	1.15		1.70	
G	4.95		5.2	
G1	2.4		2.7	
Н	10		10.4	
L2		16		
L3	28.6		30.6	
L4	9.8		10.6	
L5	2.9		3.6	
L6	15.9		16.4	
L7	9		9.3	
Dia	3		3.2	

4.2 I²PAKFP (TO-281) package information

Figure 22: I²PAKFP (TO-281) package outline




Table 11: I²PAKFP (TO-281) mechanical data

Table 11.11 AKI1 (10-201) mechanical data				
Dim.	mm			
	Min.	Тур.	Max.	
A	4.40		4.60	
В	2.50		2.70	
D	2.50		2.75	
D1	0.65		0.85	
Е	0.45		0.70	
F	0.75		1.00	
F1			1.20	
G	4.95		5.20	
Н	10.00		10.40	
L1	21.00		23.00	
L2	13.20		14.10	
L3	10.55		10.85	
L4	2.70		3.20	
L5	0.85		1.25	
L6	7.50	7.60	7.70	

5 Revision history

Table 12: Document revision history

Date	Revision	Changes	
06-Oct-2015	1	First release.	
02-Dec-2015	2	Modified: Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 4: "Avalanche characteristics", Table 6: "Dynamic", Table 7: "Switching times" and Table 8: "Source-drain diode". Added: Section 3.1: "Electrical characteristics (curves)" Minor text changes	



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)