

### **STFU16N65M2**

# N-channel 650 V, 0.32 Ω typ., 11 A MDmesh™ M2 Power MOSFET in a TO-220FP ultra narrow leads package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max	ΙD
STFU16N65M2	650 V	0.36 Ω	11 A

- Extremely low gate charge
- Excellent output capacitance (C<sub>OSS</sub>) profile
- 100% avalanche tested
- Zener-protected

### **Applications**

Switching applications

### **Description**

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

**Table 1: Device summary** 

Order code	Marking	Package	Packaging
STFU16N65M2	16N65M2	TO-220FP ultra narrow leads	Tube

April 2017 DocID030485 Rev 1 1/12

Contents STFU16N65M2

# **Contents**

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e mechanical data	g
	_	TO-220FP ultra narrow leads package information	
5	Revisio	n history	11

STFU16N65M2 Electrical ratings

# 1 Electrical ratings

**Table 2: Absolute maximum ratings** 

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 25	V
$I_D$	Drain current (continuous) at T <sub>C</sub> = 25 °C	11 <sup>(1)</sup>	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	6.9 <sup>(1)</sup>	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	44 <sup>(1)</sup>	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	25	W
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_C$ = 25 °C)	2500	V
dv/dt (3)	Peak diode recovery voltage slope	15	V/ns
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/IIS
T <sub>stg</sub>	Storage temperature range	FF to 150	°C
Tj	Operating junction temperature range	-55 to 150	

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	5	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>jmax</sub> )	1.9	Α
Eas	Single pulse avalanche energy (starting $T_j = 25^{\circ}C$ , $I_D = I_{AR}$ ; $V_{DD} = 50 \text{ V}$ )	360	mJ

<sup>&</sup>lt;sup>(1)</sup>Limited by maximum junction temperature..

<sup>&</sup>lt;sup>(2)</sup>Pulse width limited by safe operating area.

 $<sup>^{(3)}</sup>I_{SD} \leq$  11 A, di/dt  $\leq$  400 A/ $\mu$ s; VDSpeak < V(BR)DSS, VDD=400 V

 $<sup>^{(4)}</sup>V_{DS} \le 520 \text{ V}$ 

### 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 5: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	650			V
	Zero gate voltage	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 650 V			1	μΑ
IDSS	drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			100	μΑ
Igss	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±25 V			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5.5 A		0.32	0.36	Ω

#### Notes:

**Table 6: Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	718	ı	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	ı	32	ı	pF
Crss	Reverse transfer capacitance	Ves = 0 V	-	1.1	-	pF
Coss eq. (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 520 V, V <sub>GS</sub> = 0 V	-	189	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz open drain	ı	5.2	ı	Ω
$Q_g$	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 11 \text{ A},$	-	19.5	-	nC
Q <sub>gs</sub>	Gate-source charge	$V_{GS} = 0$ to 10 V	-	4	-	nC
$Q_{gd}$	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior"	1	8.3	1	nC

#### Notes:

4/12

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 325 \text{ V}, I_D = 5.5 \text{ A},$	-	11.3	-	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	8.2	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times"	ı	36	1	ns
tf	Fall time	and Figure 19: "Switching time waveform")	-	11.3	-	ns

DocID030485 Rev 1

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Defined}$  by design, not subject to production test.

 $<sup>^{(1)}</sup>$ Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		11	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		44	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 11 A, V <sub>GS</sub> = 0 V	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 11 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	342		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}$	-	3.5		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	20.4		А
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 11 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	458		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$	-	4.6		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	20.5		Α


#### Notes:



 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Pulse}$  width limited by safe operating area.

 $<sup>^{(2)}\</sup>text{Pulsed:}$  pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%

# 2.1 Electrical characteristics (curves)






Figure 4: Output characteristics

GIPD221020141412FSR

VGS= 7, 8, 9, 10 V

24

20

16

12

5V

8

4

4V


00


5


10

15


VDS(V)







6/12 DocID030485 Rev 1






Figure 10: Normalized gate threshold voltage vs. temperature

VGS(th) GIPD180920141442FSF

(norm) ID = 250 \( \mu \) A

1.1

1.0


0.9


0.8


0.7

0.6

-75 -25 25 75 125 Tj(°C)










Test circuits STFU16N65M2


### 3 Test circuits


Figure 14: Test circuit for resistive load switching times

Figure 16: Test circuit for inductive load switching and diode recovery times

AMDIA







8/12 DocID030485 Rev 1

### 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 4.1 TO-220FP ultra narrow leads package information

В F1(x3)D G1 Ε 8576148\_1

Figure 20: TO-220FP ultra narrow leads package outline

577

DocID030485 Rev 1

9/12

Table 9: TO-220FP ultra narrow leads mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
В	2.50		2.70
D	2.50		2.75
Е	0.45		0.60
F	0.65		0.75
F1	-		0.90
G	4.95		5.20
G1	2.40	2.54	2.70
Н	10.00		10.40
L2	15.10		15.90
L3	28.50		30.50
L4	10.20		11.00
L5	2.50		3.10
L6	15.60		16.40
L7	9.00		9.30
L8	3.20		3.60
L9	-		1.30
Dia.	3.00		3.20

10/12 DocID030485 Rev 1

STFU16N65M2 Revision history

# 5 Revision history

**Table 10: Document revision history** 

Date	Revision	Changes
03-Apr-2017	1	Initial release

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved



# 单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)