

### **STB18N60DM2**

## N-channel 600 V, 0.260 Ω typ., 12 A MDMesh™ DM2 Power MOSFET in a D²PAK package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	
STB18N60DM2	600 V	0.295 Ω	12 A	

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

### **Applications**

Switching applications

### **Description**

This high voltage N-channel Power MOSFET is part of the MDmesh<sup>TM</sup> DM2 fast recovery diode series. It offers very low recovery charge  $(Q_{rr})$  and time  $(t_{rr})$  combined with low  $R_{DS(on)}$ , rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STB18N60DM2	18N60DM2	D²PAK	Tape and reel

May 2015 DocID027677 Rev 2 1/15

Contents STB18N60DM2

## **Contents**

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e information	g
	4.1	D <sup>2</sup> PAK_(TO-263)_type_A_package information	9
	4.2	D²PAK packing information	12
5	Revisio	on history	14



STB18N60DM2 Electrical ratings

## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	± 25	V
1	Drain current (continuous) at T <sub>case</sub> = 25 °C	12	А
I <sub>D</sub>	Drain current (continuous) at T <sub>case</sub> = 100 °C	7.6	A
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	48	Α
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	90	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	40	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/IIS
T <sub>stg</sub>	Storage temperature -55 to 150		°C
T <sub>j</sub>	Maximum junction temperature	150	

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	1.39	900
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	30	°C/W

#### Notes:

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub> <sup>(1)</sup>	Avalanche current, repetitive or not repetitive	2.5	Α
E <sub>AR</sub> <sup>(2)</sup>	Single pulse avalanche energy	380	mJ

#### **Notes**

 $<sup>^{\</sup>left( 1\right) }$  Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$   $I_{SD} \leq$  12 A, di/dt  $\leq$  400 A/ $\mu$ S,  $V_{DS(peak)} < V_{(BR)DSS}, \ V_{DD}$  = 80%  $V_{(BR)DSS}.$ 

 $<sup>^{(3)}</sup>$  V<sub>DS</sub>  $\leq 480$  V.

 $<sup>^{(1)}</sup>$  When mounted on 1 a inch² FR-4, 2 Oz copper board

 $<sup>^{\</sup>left(1\right)}$  Pulse width is limited by  $T_{jmax}.$ 

 $<sup>^{(2)}</sup>$  starting  $T_j$  = 25 °C,  $I_D$  =  $I_{AR}$ ,  $V_{DD}$  = 50 V.

### 2 Electrical characteristics

(T<sub>case</sub>= 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 1 \text{ mA}$	600			٧
Zava sata valta sa duais		$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1.5	μΑ
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 \text{ °C}$			100	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±10	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6 A		0.260	0.295	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		1	800	ı	
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	1	40	1	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	-	1.33	-	
Coss eq. (1)	Equivalent output capacitance	$V_{DS} = 0$ to 480 V, f = 1 MHz, $V_{GS} = 0$ V	-	80	-	pF
$R_{G}$	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	5.6	-	Ω
$Q_g$	Total gate charge	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 12 A,	1	20	1	
$Q_gs$	Gate-source charge	V <sub>GS</sub> = 10 V (see <i>Figure 14</i> :	•	5.2	•	nC
$Q_{gd}$	Gate-drain charge	"Gate charge test circuit")	-	8.5	-	

#### Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 6 \text{ A}$	ı	13.5	ı	
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 13: "Switching times	1	8	1	ns
$t_{d(off)}$	Turn-off-delay time	test circuit for resistive load"	1	9.5	ı	
t <sub>f</sub>	Fall time	and Figure 18: "Switching time waveform")	ı	32.5	ı	

 $<sup>^{(1)}</sup>$   $C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		12	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		48	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 12 A	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 12 A, di/dt = 100 A/μs,	-	125		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 15: "Test circuit for inductive	-	0.675		nC
I <sub>RRM</sub>	Reverse recovery current	load switching and diode recovery times")	-	11		А
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 12 A, di/dt = 100 A/μs,	-	190		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C} \text{ (see}$ Figure 15: "Test circuit for	-	1225		nC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	13		Α

#### Notes:

 $<sup>^{(1)}</sup>$  Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)







Figure 3: Thermal impedance  $\begin{array}{c} K \\ \hline \delta = 0.5 \\ \hline \delta = 0.2 \\ \hline \delta = 0.1 \\ \hline 10^{-1} \\ \hline \\ \delta = 0.02 \\ \hline \\ \delta = 0.02 \\ \hline \\ \delta = 0.01 \\ \hline \\ SINGLE PULSE \\ \hline \\ 10^{-2} \\ \hline \\ 10^{-1} \\ \hline \\ t_p[\tau] \\ \hline \\ T \\ \hline \\ T \\ \hline \\ T \\ \hline \\ (s) \\ \\ \end{array}$ 








6/15




DocID027677 Rev 2













Test circuits STB18N60DM2


### 3 Test circuits











8/15 DocID027677 Rev 2

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 4.1 D<sup>2</sup>PAK\_(TO-263)\_type\_A\_package information

Figure 19: D<sup>2</sup>PAK (TO-263) type A package outline E1 c2-L1 THERMAL PAD SEATING PLANE A1 COPLANARITY R 0.25 GAUGE PLANE *V2* 

577

DocID027677 Rev 2


9/15

0079457\_A\_rev22

Table 9: D<sup>2</sup>PAK (TO-263) type A package mechanical data

Table 9: D4PAK (TO-263) type A package mechanical data					
Dim.		mm			
Dilli.	Min.	Тур.	Max.		
А	4.40		4.60		
A1	0.03		0.23		
b	0.70		0.93		
b2	1.14		1.70		
С	0.45		0.60		
c2	1.23		1.36		
D	8.95		9.35		
D1	7.50	7.75	8.00		
D2	1.10	1.30	1.50		
Е	10		10.40		
E1	8.50	8.70	8.90		
E2	6.85	7.05	7.25		
е		2.54			
e1	4.88		5.28		
Н	15		15.85		
J1	2.49		2.69		
L	2.29		2.79		
L1	1.27		1.40		
L2	1.30		1.75		
R		0.4			
V2	0°		8°		

Figure 20: D<sup>2</sup>PAK (TO-263) recommended footprint (dimensions are in mm)





## 4.2 D<sup>2</sup>PAK packing information

Figure 21: Tape oultine




Figure 22: Reel outline




Table 10: D<sup>2</sup>PAK tape and reel mechanical data

Таре				Reel	
Dim.	n	nm	Dim.	r	nm
Dilli.	Min.	Max.	Dilli.	Min.	Max.
A0	10.5	10.7	Α		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
Е	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base	e qty	1000
P2	1.9	2.1	Bulk	c qty	1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			



Revision history STB18N60DM2

## 5 Revision history

Table 11: Document revision history

Date	Revision	Changes
01-Apr-2015	1	First release.
20-May-2015	2	Text edits and formatting changes throughout document In Section 2.1 Electrical characteristics (curves): - updated Figure 4: Output characteristics - updated Figure 5: Transfer characteristics

14/15 DocID027677 Rev 2

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



## 单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)