



Automotive-grade N-channel 100 V, 25 mΩ typ., 7.8 A STripFET™ F3 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STL8N10LF3	100 V	35 mΩ	7.8 A



- AEC-Q101 qualified
- Logic level V_{GS(th)}
- 175 °C maximum junction temperature
- 100% avalanche rated
- Wettable flank package

Applications

• Switching applications

Description

This device is an N-channel Power MOSFET developed using STripFET™ F3 technology. It is designed to minimize on-resistance and gate charge to provide superior switching performance.

Table 1: Device summary

Order code	Marking	Package	Packing
STL8N10LF3	8N10LF3	PowerFLAT™ 5x6	Tape and reel

November 2016 DocID023977 Rev 4 1/15

STL8N10LF3

Contents

Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT 5x6 type R package information	9
	4.2	Packing information	12
5	Revisio	n history	14

STL8N10LF3 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	100	V
V_{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	20	Α
I _D ⁽¹⁾	Drain current (continuous) at T _c = 100 °C	20	Α
I _D ⁽²⁾	Drain current (continuous) at T _{pcb} = 25 °C	7.8	Α
I _D ⁽²⁾	Drain current (continuous) at T _{pcb} = 100 °C	5.5	Α
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed)	31.2	Α
P _{TOT} ⁽¹⁾	Total dissipation at T _C = 25 °C	70	W
P _{TOT} ⁽²⁾	Total dissipation at T _{pcb} = 25°C	4.3	W
l _{AV}	Not-repetitive avalanche current	7.8	Α
E _{AS} ⁽⁴⁾	Single pulse avalanche energy	190	mJ
Tj	Operating junction temperature range	FF to 17F	°C
T _{stg}	Storage temperature range	-55 to 175	°C

Notes:

Table 3: Thermal resitance

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.1	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	35	°C/W

Notes:

 $^{(1)}$ When mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s

 $^{^{\}left(1\right)}$ This value is rated according to $R_{thj\text{-case}}$ and limited by package

 $^{^{(2)}}$ This value is rated according to $R_{\text{thj-pcb}}$

⁽³⁾ Pulse width limited by safe operating area.

 $^{^{(4)}}$ Starting T_J= 25 °C, I_D= 7.8 A, V_{DD}= 25 V.

Electrical characteristics STL8N10LF3

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On/Off states

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	100			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 100 V			1	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1		3	V
D-ac	Static drain-source	$V_{GS} = 10 \text{ V}, I_D = 4 \text{ A}$		25	35	mΩ
R _{DS(on)}	on-resistance	V _{GS} = 5 V, I _D = 4 A		40	50	mΩ

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V 05 V 6 4 MIL	-	970	ı	
Coss	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0 \text{ V}$	-	115	ı	pF
C _{rss}	Reverse transfer capacitance	VGS = 0 V	-	11.5	ı	
Q_g	Total gate charge	$V_{DD} = 50 \text{ V}, I_D = 7.8 \text{ A},$	-	20.5	ı	
Q_{gs}	Gate-source charge	V _{GS} = 10 V (see Figure	-	4	ı	nC
Q_{gd}	Gate-drain charge	13: "Test circuit for gate charge behavior")	-	5	ı	
Rg	Intrinsic gate resistance	f =1 MHz open drain	-	3.65	-	Ω

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 50 \text{ V}, I_{D} = 7.8 \text{ A},$	-	8.7	-	
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see	-	9.6	-	no
t _{d(off)}	Turn-off delay time	Figure 12: "Test circuit for resistive load switching	-	50.6	-	ns
t _f	Fall time	times")	-	5.2	-	

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		7.8	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		31.2	Α
V _{SD} ⁽²⁾	Forward on voltage	$I_{DS} = 7.8 \text{ A}, V_{GS} = 0$			1.3	V
t _{rr}	Reverse recovery time	$I_{SD} = 7.8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	ı	42.5		ns
Q _{rr}	Reverse recovery charge	$V_{DD} = 48 \text{ V}, T_j = 150 ^{\circ}\text{C}$ (see Figure 14: "Test circuit for	-	87		nC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	4.08		А


Notes:





⁽¹⁾Pulse width limited by safe operating area


 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5 %


2.1 Electrical characteristics (curves)












6/15 DocID023977 Rev 4






Figure 10: Normalized gate threshold voltage vs temperature

VGS(th)

1.2

1.0

0.8

0.6

0.4

-75

-25

25

75

125

TJ(°C)

Figure 11: Normalized on resistance vs temperature RDS(on) ID=4A VGS=10V 2.0 1.6 1.2 8.0 0.4 0 -75 -25 25 75 125 TJ(°C)

Test circuits STL8N10LF3

3 Test circuits

Figure 12: Test circuit for resistive load switching times


Figure 13: Test circuit for gate charge behavior


12 V 47 KΩ 100 NF D.U.T.


VGS 1 KΩ 100 NF D.U.T.

AM01469v1

Figure 14: Test circuit for inductive load switching and diode recovery times







57

8/15 DocID023977 Rev 4


STL8N10LF3 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 PowerFLAT 5x6 type R package information

Figure 18: PowerFLAT™ 5x6 WF type R package outline



57/

DocID023977 Rev 4

9/15

Table 8: PowerFLAT™ 5x6 WF type R mechanical data

	Table 8: PowerFLAT *** 5X6	mm	lata
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.4	0.55
D6	0.15	0.3	0.45
е		1.27	
Е	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
K	1.275		1.575
L	0.725	0.825	0.925
L1	0.175	0.275	0.375
θ	0°		12°




Figure 19: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)



Package information STL8N10LF3

4.2 Packing information

Figure 20: PowerFLAT™ 5x6 WF tape (dimensions are in mm)





Figure 21: PowerFLAT™ 5x6 package orientation in carrier tape






Figure 22: PowerFLAT™ 5x6 reel (dimensions are in mm)



Revision history STL8N10LF3

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
17-Jan-2013	1	First release.
18-May-2015	2	Updated Section 4: Package information. Added Section 5: Packing information. Minor text changes.
09-Nov-2016	3	Updated features in cover page and <i>Table 2: Absolute maximum</i> ratings. Updated <i>Section 4: Package information</i> Minor text changes
28-Nov-2016	4	Updated test conditions in Table 4: "On/Off states".

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



单击下面可查看定价,库存,交付和生命周期等信息

>>STMicro(意法半导体)